







TPS2061, TPS2062, TPS2063 TPS2065, TPS2066, TPS2067 SLVS490K - DECEMBER 2003 - REVISED JUNE 2024

Current-Limited, Power-Distribution Switches

Technical

1 Features

- 70mΩ high-side MOSFET
- 1A continuous current
- Thermal and short-circuit protection
- Accurate current limit (1.1A min, 1.9A max)
- Operating range: 2.7V to 5.5V
- 0.6ms typical rise time •
- Undervoltage lockout •
- ٠ Deglitched fault report (\overline{OC})
- No OC Glitch during power up •
- 1µA maximum standby supply current
- **Bidirectional switch**
- Ambient temperature range: -40°C to 85°C
- Built-in soft-start
- UL listed file no. E169910

2 Applications

- Heavy capacitive loads
- Short-Circuit Protections

3 Description

TPS206x The power-distribution switches are intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. This device incorporates 70m N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7V.

GENERAL SWITCH CATALOG										
33 mΩ, Single	80 mΩ, Single	80 mΩ, Dual	80 mΩ, Dual	80 m Ω , Triple	80 mΩ, Quad	80 mΩ, Quad				
TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1 A TPS2041B 500 mA TPS2045B 500 mA TPS2045A 250 mA TPS2045A 250 mA TPS2055A 250 mA TPS2065 1 A TPS2068 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2052B 500 mA TPS2056 250 mA TPS2066 10 TPS2066 1A TPS2060 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2043B 500 mA TPS2053B 500 mA TPS2047B 250 mA TPS2057A 250 mA TPS2063 1A TPS2067 1A	TPS2044B 500 mA TPS2054B 500 mA TPS2054B 500 mA TPS2048A 250 mA TPS2058 250 mA	TPS2085 500 mA TPS2085 500 mA TPS2087 500 mA TPS2097 250 mA TPS2097 250 mA				





Table of Contents

1 Features	1
2 Applications	
3 Description	1
4 Description (continued)	
5 Pin Configuration and Functions	4
6 Specifications	6
6.1 Absolute Maximum Ratings	6
6.2 Recommended Operating Conditions	
6.3 Thermal Information	6
6.4 Electrical Characteristics	<mark>6</mark>
6.5 Typical Characteristics (TPS2061, TPS2062,	
TPS2065, and TPS2066)	
6.6 Typical Characteristics (TPS2063 & TPS2067)	
7 Parameter Measurement Information	
8 Detailed Description	
8.1 Functional Block Diagram	
8.2 Power Switch	18
8.3 Charge Pump	
8.4 Driver	18

8.5 Enable (ENx or ENx)	.19
8.6 Current Sense	.19
8.7 Overcurrent	19
8.8 Overcurrent (OCx)	20
8.9 Thermal Sense	.20
8.10 Undervoltage Lockout	20
9 Application and Implementation	
9.1 Application Information	
10 Device and Documentation Support	.27
10.1 Device Support	27
10.2 Documentation Support	27
10.3 Receiving Notification of Documentation Updates.	27
10.4 Support Resources	27
10.5 Trademarks	27
10.6 Electrostatic Discharge Caution	.27
10.7 Glossary	.27
11 Revision History	27
12 Mechanical, Packaging, and Orderable	
Information	29




3

4 Description (continued)

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OCx}) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1.5 A typically.



5 Pin Configuration and Functions



[†] All Enable Inputs Are Active High For TPS2065, TPS2066, and TPS2067

Table 5-1. Pin Functions (TPS2061 and TPS2065)

		PINS							
	D or DGN Package DBV Package		ackage	I/O	DESCRIPTION				
NAME	TPS2061	TPS2065	TPS2061	TPS2065	1				
EN	4	-	4	-	I	Enable input, logic low turns on power switch			
EN	-	4	-	4	I	Enable input, logic high turns on power switch			
GND	1	1	2	2		Ground			
IN	2, 3	2,3	5	5	I	Input voltage			
00	5	5	3	3	0	Overcurrent, open-drain output, active-low			
OUT	6, 7, 8	6, 7, 8	1	1	0	Power-switch output			
PowerPAD™	-	-	-	-		Internally connected to GND; used to heat-sink the part to the circuit board traces. Must be connected to GND pin.			

Table 5-2. Pin Functions (TPS2062 and TPS2066)

PINS		PINS		DESCRIPTION
NAME	N	0.	I/O	DESCRIPTION
TPS2062 TPS		TPS2066		
EN1	3	-	I	Enable input, logic low turns on power switch IN-OUT1
EN2	4	-	I	Enable input, logic low turns on power switch IN-OUT2
EN1	-	3	I	Enable input, logic high turns on power switch IN-OUT1
EN2	-	4	I	Enable input, logic high turns on power switch IN-OUT2
GND	1	1		Ground
IN	2	2	I	Input voltage
OC1	8	8	0	Overcurrent, open-drain output, active low, IN-OUT1
OC2	5	5	0	Overcurrent, open-drain output, active low, IN-OUT2
OUT1	7	7	0	Power-switch output, IN-OUT1
OUT2	6	6	0	Power-switch output, IN-OUT2
PowerPAD™	-	-		Internally connected to GND; used to heat-sink the part to the circuit board traces. Must be connected to GND pin.

4 Submit Document Feedback



5

Table 5-3. Pin Functions (TPS2063 and TPS2067)

PINS		I/O	DESCRIPTION	
NAME	TPS2063	TPS2067	1/0	DESCRIPTION
EN1	3	_	I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4	_	I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7	_	I	Enable input, logic low turns on power switch IN2-OUT3
EN1	-	3	I	Enable input, logic high turns on power switch IN1-OUT1
EN2	-	4	I	Enable input, logic high turns on power switch IN1-OUT2
EN3	-	7	I	Enable input, logic high turns on power switch IN2-OUT3
GND	1, 5	1, 5		Ground
IN1	2	2	I	Input voltage for OUT1 and OUT2
IN2	6	6	I	Input voltage for OUT3
NC	8, 9, 10	8, 9, 10		No connection
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3
OUT1	15	15	0	Power-switch output, IN1-OUT1
OUT2	14	14	0	Power-switch output, IN1-OUT2
OUT3	11	11	0	Power-switch output, IN2-OUT3



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted⁽¹⁾

		UNIT
Input voltage range, $V_{I(IN)}$ ⁽²⁾		-0.3 V to 6 V
Output voltage range, $V_{O(OUT)}$ ⁽²⁾ , $V_{O(OUTx)}$	-0.3 V to 6 V	
Input voltage range, $V_{I(EN)}$, $V_{I(EN)}$, $V_{I(ENX)}$, V	-0.3 V to 6 V	
Voltage range, $V_{I(\overline{OC})}$, $V_{I(\overline{OCx})}$	-0.3 V to 6 V	
Continuous output current, $I_{O(OUT)}$, $I_{O(OUTx)}$		Internally limited
Operating virtual junction temperature range	, Тј	-40°C to 150°C
Electrostatic discharge (ESD) protection	Human body model	2 kV
	Charge device model (CDM)	500 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

6.2 Recommended Operating Conditions

	MIN	MAX	UNIT
Input voltage, V _{I(IN)}	2.7	5.5	V
Input voltage, $V_{I(\overline{EN})}$, $V_{I(\overline{ENx})}$, $V_{I(\overline{ENx})}$, $V_{I(\overline{ENx})}$	0	5.5	V
Continuous output current, I _{O(OUT)} , I _{O(OUTx)}	0	1	А
Operating virtual junction temperature, T _J	-40	125	°C

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾			D DIC)	DBV (SOT-23)	DGN (HVSSOP)	UNIT
		8 PINS	16 PINS	5 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	119.3	81.6	208.6	53.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	67.6	42.7	122.9	58.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	59.6	39.1	37.8	35.5	°C/W
ΨJT	Junction-to-top characterization parameter	20.3	10.4	14.6	2.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	59.1	38.8	36.9	35.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	6.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Electrical Characteristics

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 1 \text{ A}$, $V_{I(\overline{ENx})} = 0 \text{ V}$, or $V_{I(ENx)} = 5.5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT			
POWER SWITCH										
	Static drain-source on-state		D and DGN packages		70	135				
-	resistance, 5-V operation and 3.3-V operation	$V_{I(IN)} = 5 \text{ V or } 3.3 \text{ V}, I_O = 1 \text{ A}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$	DBV package		95	140	mΩ			
r _{DS(on)}	Static drain-source on-state resistance, 2.7-V operation	$V_{I(IN)} = 2.7 \text{ V}, I_{O} = 1 \text{ A}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	D and DGN packages		75	150	mΩ			



6.4 Electrical Characteristics (continued)

over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = 1 A, $V_{I(ENx)}$ = 0 V, or $V_{I(ENx)}$ = 5.5 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS ⁽¹⁾)	MIN	TYP	MAX	UNI
t _r	Rise time, output	V _{I(IN)} = 5.5 V				0.6	1.5	
r		V _{I(IN)} = 2.7 V	- C _L = 1 μF, R _L = 5 Ω, T _J = 25°C			0.4	1.5 1 0.5 0.8 0.8 0.5 3 10 2.1 3.0 1.9 2.1 3.0 1 5 95 95 95 95 120 120 120 120 120 2 10 90 110 2.5 2.5 2.6 0.4	ms
	Fall time, output	V _{I(IN)} = 5.5 V	$0_{1} = 1 \mu_{1}, \kappa_{1} = 3 \Omega_{2}, \kappa_{1}$	- 25 0	0.05		0.5	113
f		V _{I(IN)} = 2.7 V			0.05		0.5	
ENABLE I	NPUT EN OR EN							
/ _{IH}	High-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$	2			V		
/ _{IL}	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$					0.8	v
I	Input current	V _{I(ENx)} = 0 V or 5.5 V, V _{I(E}	_{ENx)} = 0 V or 5.5 V		-0.5		0.5	μA
on	Turnon time	C_L = 100 μF, R_L = 5 Ω					3	
off	Turnoff time	C_L = 100 μF, R_L = 5 Ω					10	ms
URRENT	LIMIT							
		V _{I(IN)} = 5 V, OUT connect	ed to GND.	T _J = 25°C	1.1	1.5	1.5 1 0.5 0.8 0.5 3 10 1.9 2.1 3.0 1 5 95 95 95 95 95 120 120 120 120 120 120 120 2 10 90 110 2 10 90 120 2 0.4	
os	Short-circuit output current	device enabled into short		-40°C ≤ T _J ≤ 125°C	1.1	1.5	2.1	A
oc ⁽²⁾	Overcurrent trip threshold	V _{I(IN)} = 5 V, current ramp (≤ 100 A/s) on OUT	TPS2063, TPS2067		1.6	2.4	3.0	A
	URRENT (TPS2061, TPS2065)		I					
	,	No load on OUT, V _{I(ENx)} =	= 5 5 V	T _J = 25°C		0.5	1	
Supply cur	rent, low-level output	or $V_{I(ENx)} = 0 V$	0.0 v,	-40°C ≤ T _J ≤ 125°C		0.5		μA
		No load on OUT, VI(ENX)		T _{.1} = 25°C		75	95	
Supply cur	rent, high-level output	= 0 V,	TPS2061 TPS2065	-40°C ≤ T _J ≤ 125°C		75	95	μA
eakage ci	urrent	or $V{I(ENx)}$ = 5.5 V OUT connected to ground	d, V _{I(EN)} = 5.5 V,	-40°C ≤ TJ ≤ 125°C		1		μA
		or $V_{I(EN)} = 0 V$		-				
	akage current	$V_{I(OUTx)}$ = 5.5 V, IN = grou	ind	T _J = 25°C		0		μA
SUPPLY C	URRENT (TPS2062, TPS2066)						<u> </u>	
Supply cur	rent, low-level output	No load on OUT, $V_{I(ENx)}$ =	= 5.5 V,	T _J = 25°C		0.5	5 1 5 5 5 120 5 120	μA
		or V _{I(ENx)} = 0 V		-40°C ≤ T _J ≤ 125°C		0.5	0.5 3 10 1.9 2.1 3.0 1 5 95 95 95 95 120 120 120 120 120 120 120 120	
Supply cur	rent, high-level output	No load on OUT, V _{I(ENx)} =	= 0 V,	T _J = 25°C		95		μA
		or V _{I(ENx)} = 5.5 V		-40°C ≤ T _J ≤ 125°C		95	1.5 1 0.5 0.8 0.5 3 10 1.9 2.1 3.0 1 5 95 95 95 95 95 120 120 120 120 2 10 90 110 2 10 90 110 2 10 90 110 2 0.4	
_eakage ci	urrent	OUT connected to ground or V _{I(ENx)} = 0 V	d, V _{I(/ENx)} = 5.5 V,	-40°C ≤ T _J ≤ 125°C		1		μA
Reverse le	akage current	$V_{I(OUTx)}$ = 5.5 V, IN = grou	Ind	T _J = 25°C		0.2		μA
SUPPLY C	URRENT (TPS2063, TPS2067)							
Supply cur	rent, low-level output	No load on OUT, V _{I(ENx)} =	= 0 V	T _J = 25°C		0.5	2	μA
oupply ou				-40°C ≤ T _J ≤ 125°C		0.5	10	μ, ι
Supply cur	rent, high-level output	No load on OUT, V _{I(ENx)} =	- 5 5 \/	T _J = 25°C		65	90	μA
Supply cur	Tent, high-level output		- 0.0 V	-40°C ≤ T _J ≤ 125°C		65	110	μΛ
Leakage ci	urrent	OUT connected to ground or $V_{I(ENx)} = 0 V$	d, V _{I(ENx)} = 5.5 V,	-40°C ≤ T _J ≤ 125°C		1		μA
Reverse le	eakage current	V _{I(OUTx)} = 5.5 V, INx = gro	bund	T _J = 25°C		0.2		μA
UNDERVO	DLTAGE LOCKOUT (TPS2063, 1	TPS2067)						
Low-level i	input voltage, IN				2		2.5	V
Hysteresis	, IN	T _J = 25°C				75		mV
UNDERVO	DLTAGE LOCKOUT (TPS2061, 1	TPS2062, TPS2065, TPS20	066)					
_ow-level i	input voltage, IN				2		2.6	V
Hysteresis	, IN	T _J = 25°C				75		m٧
OVERCUR	RRENT OC1 and OC2	1			_1			
	voltage, V _{OL(OCx)}	$I_{O(\overline{OCx})} = 5 \text{ mA}$					0.4	V
Output low		1 · · · · /			-			
Output low	urrent	$V_{O(\overline{OCx})} = 5 \text{ V or } 3.3 \text{ V}$					1	μA

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067



6.4 Electrical Characteristics (continued)

over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = 1 A, $V_{I(\overline{ENx})}$ = 0 V, or $V_{I(ENx)}$ = 5.5 V (unless otherwise noted)


PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
THERMAL SHUTDOWN ⁽³⁾					
Thermal shutdown threshold		135			°C
Recovery from thermal shutdown		125			°C
Hysteresis			10		°C

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

(2) TPS2061, TSP2062, TPS2065, and TPS2066 do not have overcurrent trip threshold. Current is limited to I_{OS} under different test condition. Check Section 8.7 for more details.


(3) The thermal shutdown only reacts under overcurrent conditions.

6.5 Typical Characteristics (TPS2061, TPS2062, TPS2065, and TPS2066)






6.5 Typical Characteristics (TPS2061, TPS2062, TPS2065, and TPS2066) (continued)





6.5 Typical Characteristics (TPS2061, TPS2062, TPS2065, and TPS2066) (continued)




10 Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067



6.6 Typical Characteristics (TPS2063 & TPS2067)









Figure 6-25. STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE







13




























Figure 6-34. Short-Circuit Current, Device Enabled Into Short




Figure 6-35. Inrush Current With Different Load Capacitance




Figure 6-37. 1-Ω Load Connected to Enabled Device



7 Parameter Measurement Information





Figure 7-1. Test Circuit and Voltage Waveforms




8 Detailed Description

8.1 Functional Block Diagram




Note A: Current sense Note B: Active low (\overline{EN}) for TPS2061. Active high (EN) for TPS2065.









Note A: Current sense

Note B: Active low (ENx) for TPS2063; Active high (ENx) for TPS2067

Figure 8-3. TPS2063 and TPS2067

8.2 Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 1 A.

8.3 Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

8.4 Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.



8.5 Enable (ENx or ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A when a logic high is present on \overline{ENx} , or when a logic low is present on ENx. A logic zero input on \overline{ENx} , or a logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

8.6 Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

8.7 Overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

There are two kinds of current limit profiles for the TPS20xx family of devices.

The TPS2063 and TPS2067 have an output I vs V characteristic similar to the plot labeled **Current Limit** with **Peaking** in Figure 8-4. This type of limiting can be characterized by two parameters, the overcurrent trip threshold (I_{OC}), and the short-circuit output current threshold (I_{OS}).

The TPS2061, TPS2062, TPS2065, and TPS2066 have an output I vs V characteristic similar to the plot labeled **Flat Current Limit** in Figure 8-4. This type of limiting can be characterized by one parameters, the short circuit current (I_{OS}).




Figure 8-4. Current Limit Profiles

8.7.1 Overcurrent Conditions (TPS2063 and TPS2067)

Three possible overload conditions can occur for the TPS2063 and TPS2067. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 6-34 through Figure 6-36). The TPS2063 and TPS2067 senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold (I_{OC})), the device switches into constant-current mode and current is limited at the short-circuit output current threshold (I_{OS}) .

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the overcurrent trip threshold (I_{OC}) is reached or until the thermal limit of the device is exceeded. The TPS2063 and TPS2067 are capable of delivering current up to the current-limit



threshold without damaging the device. Once the overcurrent trip threshold (I_{OC}) has been reached, the device switches into its constant-current mode current is limited at the short-circuit output current threshold (I_{OS}) .

8.7.2 Overcurrent Conditions (TPS2061, TPS2062, TPS2065, and TPS2066)

Three possible overload conditions can occur for the TPS2061, TPS2062, TPS2065 and TPS2066. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 6-15 through Figure 6-18). The TPS20xx senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the short-circuit output current threshold (I_{OS}) is reached, the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. After the short-circuit output current threshold (I_{OS}) is reached, the device switches into constant-current mode.

8.8 Overcurrent (\overline{OCx})

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the \overline{OCx} signal from oscillation or false triggering. If an overtemperature shutdown occurs, the \overline{OCx} is asserted instantaneously.

8.9 Thermal Sense

The TPS206x implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (\overline{OCx}) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

8.10 Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.




9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Power-supply Considerations





A $0.01-\mu$ F to $0.1-\mu$ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a $0.01-\mu$ F to $0.1-\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

9.1.2 OC Response

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on $\overline{\text{OCx}}$ occurs due to the 10-ms deglitch circuit. The TPS206x is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. $\overline{\text{OCx}}$ is not deglitched when the switch is turned off due to an overtemperature shutdown.




Figure 9-2. Typical Circuit for the OC Pin



9.1.3 Power Dissipation and Junction Temperature

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 6-25. Using this value, the power dissipation per switch can be calculated by:

• $P_D = r_{DS(on)} \times I^2$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

The thermal resistance, $R_{\theta JA} = 1$ / (DERATING FACTOR), where DERATING FACTOR is obtained from the Dissipation Ratings Table. Thermal resistance is a strong function of the printed circuit board construction , and the copper trace area connecting the integrated circuit.

Finally, calculate the junction temperature:

•
$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

- T_A= Ambient temperature °C
- $R_{\theta JA}$ = Thermal resistance
- P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

9.1.4 Thermal Protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS206x implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises above a minimum of 135° C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10° C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OCx} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

9.1.5 Undervoltage Lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. The UVLO facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

9.1.6 Universal Serial Bus (USB) Applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-tomedium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.



USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- · Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

SPHs and BPHs distribute data and power to downstream functions. The TPS206x has higher current capability than required by one USB port; so, it can be used on the host side and supplies power to multiple downstream ports or functions.

9.1.7 Host/Self-Powered and Bus-powered Hubs

Hosts and SPHs have a local power supply that powers the embedded functions and the downstream ports (see Figure 9-3). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 9-3. Typical Four-Port USB Host / Self-Powered Hub

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 23



BPHs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

9.1.8 Low-power Bus-powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 9-4). With TPS206x, the internal functions can draw more than 500 mA, which fits the needs of some applications such as motor driving circuits.




Figure 9-4. High-Power Bus-Powered Function

9.1.9 USB Power-distribution Requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/SPHs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- BPHs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μ F)
- Functions must:
 - Limit inrush currents
 - Power up at <100 mA


The feature set of the TPS206x allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 9-5).

24 Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067





[†] USB rev 1.1 requires 120 μ F per hub.

Figure 9-5. Hybrid Self / Bus-Powered Hub Implementation

9.1.10 Generic Hot-Plug Applications

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS206x, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS206x also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.






Figure 9-6. Typical Hot-Plug Implementation

By placing the TPS206x between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

Copyright © 2024 Texas Instruments Incorporated



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Device Support

10.2 Documentation Support

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

PowerPAD^M and TI E2E^M are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision J (August 2023) to Revision K (June 2024)	Page
•	Removed Dissipation Ratings table	1
٠	Added Section 6.3	6
٠	Updated TPS2061, TPS2062, TPS2065, TPS2066 electrical characteristics, including overcurrent trip	
	threshold, high-level output supply current and undervoltage lockout	<mark>6</mark>
٠	Updated TPS2061, TPS2062, TPS2065, TPS2066 Typical Characteristics	<mark>8</mark>
•	Updated TPS2061, TPS2062, TPS2065, TPS2066 overcurrent description	19
•	Updated Section 8.7.1	19
•	Updated Section 8.7.2	20

С	hanges from Revision I (October 2009) to Revision J (August 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added r _{DS(on)} for DBV package	6
•	Updated TPS2065DBV electrical characteristics, including overcurrent trip threshold, high-level output s current and undervoltage lockout	supply



•	Updated TPS2065DBV Typical Characteristics	8
	Moved overcurrent description from Application and Implementation section to Detailed Description	
	section	19
•	Added TPS2065DBV overcurrent description	19
	· ·	



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2061DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	0 to 125	2061
TPS2061DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 125	2061
TPS2061DBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2061DBVRG4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2061DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2061DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2061DGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2061DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2061DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2061
TPS2062DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 125	2062
TPS2062DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2062
TPS2062DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2062
TPS2062DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2062
TPS2062DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2062
TPS2063D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2063
TPS2063D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2063
TPS2063DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2063
TPS2063DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2063
TPS2063DRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2063
TPS2065DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2065DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2065DBVR1G4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	2065
TPS2065DBVT	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	-40 to 125	2065
TPS2065DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2065DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2065DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2065DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065



16-Jul-2025

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	()	()			(-)	(4)	(5)		(-)
TPS2065DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2065DRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2065
TPS2066DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 125	2066
TPS2066DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2066
TPS2066DGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2066
TPS2066DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2066
TPS2066DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2066
TPS2066DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2066
TPS2067D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2067
TPS2067D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2067
TPS2067DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2067
TPS2067DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2067
TPS2067DRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2067

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



PACKAGE OPTION ADDENDUM

16-Jul-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2062, TPS2065, TPS2066 :

• Automotive : TPS2062-Q1, TPS2065-Q1, TPS2066-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2061DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2061DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2061DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2061DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2061DGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2061DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2061DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2061DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062DGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2062DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2063DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2065DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2065DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com

16-Jul-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2065DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2065DGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2065DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2065DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2065DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2066DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066DGNR	HVSSOP	DGN	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2066DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2066DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2066DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2067DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Jul-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2061DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2061DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS2061DBVRG4	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS2061DGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2061DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
TPS2061DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2061DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2061DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2062DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2062DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
TPS2062DGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2062DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2062DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2063DR	SOIC	D	16	2500	350.0	350.0	43.0
TPS2065DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2065DGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2065DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2065DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION



www.ti.com

16-Jul-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2065DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2065DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2065DRG4	SOIC	D	8	2500	353.0	353.0	32.0
TPS2066DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2066DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
TPS2066DGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2066DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2066DR	SOIC	D	8	2500	353.0	353.0	32.0
TPS2067DR	SOIC	D	16	2500	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

16-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS2063D	D	SOIC	16	40	505.46	6.76	3810	4
TPS2063D.A	D	SOIC	16	40	505.46	6.76	3810	4
TPS2067D	D	SOIC	16	40	507	8	3940	4.32
TPS2067D.A	D	SOIC	16	40	507	8	3940	4.32

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



DGN 8

3 x 3, 0.65 mm pitch

GENERIC PACKAGE VIEW

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DGN0008C



PACKAGE OUTLINE

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008C

EXAMPLE BOARD LAYOUT

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008C

EXAMPLE STENCIL DESIGN

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




DGN0008G

PACKAGE OUTLINE

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




DGN0008K

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.




DGN0008K

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.




DGN0008K

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated