



# TPA3255-Q1 315-W Stereo, 600-W mono PurePath™ ultra-HD analog-input

## 1 Features

- AEC-Q100 Qualified for Automotive Applications
  - Temperature Grade 2:  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $T_A$
- Differential Analog Inputs
- Total Output Power at 10% THD+N
  - 315-W Stereo into  $4\ \Omega$  in BTL Configuration
  - 180-W Stereo into  $8\ \Omega$  in BTL Configuration
  - 600-W Mono into  $2\ \Omega$  in PBTL Configuration
- Total Output Power at 1% THD+N
  - 255-W Stereo into  $4\ \Omega$  in BTL Configuration
  - 150-W Stereo into  $8\ \Omega$  in BTL Configuration
  - 495-W Mono into  $2\ \Omega$  in PBTL Configuration
- Advanced Integrated Feedback Design with High-speed Gate Driver Error Correction
  - Signal Bandwidth up to 100 kHz for High Frequency Content From HD Sources
  - Ultra Low 0.006% THD+N at 1 W into  $4\ \Omega$  and  $<0.01\%$  THD+N to Clipping
  - $>65\ \text{dB}$  PSRR (BTL, 1 kHz, No Input Signal)
  - $<85\ \mu\text{V}$  (A-Weighted) Output Noise
  - $>111\ \text{dB}$  (A Weighted) SNR
- Multiple Configurations Possible:
  - Stereo, Mono, 2.1 and 4xSE
- Click and Pop Free Startup and Stop
- 90% Efficient Class-D Operation (4  $\Omega$ )
- Wide 18-V to 53.5V Supply Voltage Operation
- Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short Circuit Protection) With Error Reporting

## 2 Applications

- Automotive External Amplifiers
- Subwoofers
- Actuators and Suspension

## 3 Description


TPA3255-Q1 is a high performance class-D power amplifier that enables true premium sound quality with class-D efficiency. It features an advanced integrated feedback design and proprietary high-speed gate driver error correction (PurePath™ Ultra-HD). This technology allows ultra low distortion across the audio band and superior audio quality. The device is operated in AD-mode, and can drive up to 2 x 315 W into 4- $\Omega$  load at 10% THD and 2 x 150 W unclipped into 8- $\Omega$  load and features a 2-VRMS analog input interface that works seamlessly with high performance DACs such as TI's PCM5242. In addition to excellent audio performance, TPA3255-Q1 achieves both high power efficiency and very low power stage idle losses below 2.5W. This is achieved through the use of 85-m $\Omega$  MOSFETs and an optimized gate driver scheme that achieves significantly lower idle losses than typical discrete implementations.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPA3255-Q1	HTSSOP (44)	6.10 mm x 14.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic



### Total Harmonic Distortion



D000



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description .....	17
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes .....	17
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>22</b>
<b>4 Revision History</b> .....	<b>2</b>	9.1 Application Information .....	22
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	9.2 Typical Applications .....	22
<b>6 Specifications</b> .....	<b>5</b>	<b>10 Power Supply Recommendations</b> .....	<b>29</b>
6.1 Absolute Maximum Ratings .....	5	10.1 Power Supplies .....	29
6.2 ESD Ratings .....	5	10.2 Powering Up .....	30
6.3 Recommended Operating Conditions .....	6	10.3 Powering Down .....	31
6.4 Thermal Information .....	6	10.4 Thermal Design .....	31
6.5 Electrical Characteristics .....	7	<b>11 Layout</b> .....	<b>33</b>
6.6 Audio Characteristics (BTL) .....	8	11.1 Layout Guidelines .....	33
6.7 Audio Characteristics (SE) .....	9	11.2 Layout Examples .....	34
6.8 Audio Characteristics (PBTL) .....	9	<b>12 Device and Documentation Support</b> .....	<b>37</b>
6.9 Typical Characteristics, BTL Configuration .....	10	12.1 Documentation Support .....	37
6.10 Typical Characteristics, SE Configuration .....	12	12.2 Receiving Notification of Documentation Updates .....	37
6.11 Typical Characteristics, PBTL Configuration .....	13	12.3 Community Resources .....	37
<b>7 Parameter Measurement Information</b> .....	<b>14</b>	12.4 Trademarks .....	37
<b>8 Detailed Description</b> .....	<b>14</b>	12.5 Electrostatic Discharge Caution .....	37
8.1 Overview .....	14	12.6 Glossary .....	37
8.2 Functional Block Diagrams .....	15	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>37</b>

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (January 2019) to Revision A	Page
• Changed the data sheet status From: Advanced Information To: Production data .....	1

## 5 Pin Configuration and Functions

The TPA3255-Q1 is available in a thermally enhanced TSSOP package.

The package type contains a PowerPAD™ that is located on the top side of the device for convenient thermal coupling to the heat sink.



## Pin Functions

NAME	NO.	I/O	DESCRIPTION
AVDD	14	P	Internal voltage regulator, analog section
BST_A	44	P	HS bootstrap supply (BST), external 0.033 $\mu$ F capacitor to OUT_A required.
BST_B	43	P	HS bootstrap supply (BST), external 0.033 $\mu$ F capacitor to OUT_B required.
BST_C	24	P	HS bootstrap supply (BST), external 0.033 $\mu$ F capacitor to OUT_C required.
BST_D	23	P	HS bootstrap supply (BST), external 0.033 $\mu$ F capacitor to OUT_D required.
CLIP_OTW	21	O	Clipping warning and Over-temperature warning; open drain; active low. Do not connect if not used.
C_START	15	O	Startup ramp, requires a charging capacitor to GND
DVDD	11	P	Internal voltage regulator, digital section
FAULT	19	O	Shutdown signal, open drain; active low. Do not connect if not used.
FREQ_ADJ	8	O	Oscillator frequency programming pin
GND	12, 13, 25, 26, 33, 34, 41, 42	P	Ground
GVDD_AB	1	P	Gate-drive voltage supply; AB-side, requires 0.1 $\mu$ F capacitor to GND
GVDD_CD	22	P	Gate-drive voltage supply; CD-side, requires 0.1 $\mu$ F capacitor to GND
INPUT_A	5	I	Input signal for half bridge A
INPUT_B	6	I	Input signal for half bridge B
INPUT_C	16	I	Input signal for half bridge C
INPUT_D	17	I	Input signal for half bridge D
M1	3	I	Mode selection 1 (LSB)
M2	4	I	Mode selection 2 (MSB)
OC_ADJ	7	I/O	Over-Current threshold programming pin
OSC_IOM	9	I/O	Oscillator synchronization interface. Do not connect if not used.
OSC_IOP	10	I/O	Oscillator synchronization interface. Do not connect if not used.
OUT_A	39, 40	O	Output, half bridge A
OUT_B	35	O	Output, half bridge B
OUT_C	32	O	Output, half bridge C
OUT_D	27, 28	O	Output, half bridge D
PVDD_AB	36, 37, 38	P	PVDD supply for half-bridge A and B
PVDD_CD	29, 30, 31	P	PVDD supply for half-bridge C and D
RESET	18	I	Device reset Input; active low
VDD	2	P	Power supply for internal voltage regulator requires a 10- $\mu$ F capacitor with a 0.1- $\mu$ F capacitor to GND for decoupling.
VBG	20	P	Internal voltage reference requires a 1- $\mu$ F capacitor to GND for decoupling.
PowerPad™		P	Ground, connect to grounded heat sink

**Table 1. Mode Selection Pins**

MODE PINS <sup>(1)</sup>		INPUT MODE <sup>(2)</sup>	OUTPUT CONFIGURATION	DESCRIPTION		
M2	M1					
0	0	2N + 1	2 x BTL	Stereo BTL output configuration		
0	1	2N/1N + 1	1 x BTL + 2 x SE	2.1 BTL + SE mode. Channel AB: BTL, channel C + D: SE		
1	0	2N + 1	1 x PBTL	Paralleled BTL configuration. Connect INPUT_C and INPUT_D to GND. <sup>(1)</sup>	INPUT_C	INPUT_D
			1 x BTL	Mono BTL configuration. BTL channel AB active, channel CD not switching. Connect INPUT_C to DVDD and INPUT_D to GND. <sup>(1)</sup>	1	0
1	1	1N + 1	4 x SE	Single ended output configuration		

(1) 1 refers to logic high (DVDD level), 0 refers to logic low (GND).

(2) 2N refers to differential input signal, 1N refers to single ended input signal. +1 refers to number of logic control (RESET) input pins.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	BST_X to GVDD_X <sup>(2)(3)(4)</sup>	−0.3	69	V
	VDD to GND	−0.3	11.4	V
	GVDD_X to GND <sup>(2)(3)</sup>	−0.3	11.4	V
	PVDD_X to GND <sup>(2)(3)</sup>	−0.3	69	V
	DVDD to GND	−0.3	4.2	V
	AVDD to GND	−0.3	8.5	V
	VBG to GND	−0.3	4.2	V
Interface pins	OUT_X to GND <sup>(2)(4)</sup>	−0.3	69	V
	BST_X to GND <sup>(2)(4)</sup>	−0.3	81.5	V
	OC_ADJ, M1, M2, OSC_IOP, OSC_IOM, FREQ_ADJ, C_START, to GND	−0.3	4.2	V
	RESET, FAULT, CLIP_OTW to GND	−0.3	4.2	V
	INPUT_X to GND	−0.3	7	V
	Continuous sink current, RESET, FAULT, CLIP_OTW to GND		9	mA
T <sub>A</sub>	Operating ambient temperature	−40	105	°C
T <sub>stg</sub>	Storage temperature range	−40	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.
- (3) GVDD\_X and PVDD\_X represent a full bridge gate drive or power supply. GVDD\_X is GVDD\_AB or GVDD\_CD. PVDD\_X is PVDD\_AB or PVDD\_CD.
- (4) OUT\_X and BST\_X represent a half bridge output node or bootstrap supply. OUT\_X is OUT\_A, OUT\_B, OUT\_C or OUT\_D. BST\_X is BST\_A, BST\_B, BST\_C or BST\_D.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>	±3000
		Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4A	±500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD_x	Half-bridge supply	DC supply voltage, $R_L = 4\Omega$	18	51	53.5	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	9.8	10.6	11.4	V
VDD	Digital regulator supply voltage	DC supply voltage	9.8	10.6	11.4	V
$R_L(BTL)$	Load impedance	Output filter inductance within recommended value range	3.4	4		$\Omega$
$R_L(SE)$			1.7	3		
$R_L(PBTL)$			1.7	2		
$L_{OUT}(BTL)$	Output filter inductance	Minimum output inductance at $I_{OC}$	5			$\mu H$
$L_{OUT}(SE)$			5			
$L_{OUT}(PBTL)$			5			
$R_{(FREQ\_ADJ)}$	PWM frame rate programming resistor	Nominal; Master mode	29.7	30	30.3	$k\Omega$
		AM1; Master mode	19.8	20	20.2	
		AM2; Master mode	9.9	10	10.1	
$C_{PVDD}$	PVDD close decoupling capacitors			1		$\mu F$
$R_{OC}$	Over-current programming resistor	Resistor tolerance = 5%, $R_L = 4\Omega$	22		30	$k\Omega$
		Resistor tolerance = 5%, $R_L \geq 6\Omega$ , PVDD = 53.5V <sup>(1)</sup>		30		
$R_{OC}(LATCHED)$	Over-current programming resistor	Resistor tolerance = 5%, $R_L = 4\Omega$	47		64	$k\Omega$
		Resistor tolerance = 5%, $R_L \geq 6\Omega$ , PVDD = 53.5V <sup>(1)</sup>		64		
$V_{(FREQ\_ADJ)}$	Voltage on FREQ_ADJ pin for slave mode operation	Slave mode		3.3		V
$T_J$	Junction temperature		-40		125	$^{\circ}C$

(1) For load impedance  $\geq 6\Omega$  PVDD can be increased, provided a reduced over-current threshold is set

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPA3255		UNIT
		DDV 44-PINS HTSSOP		
		JEDEC STANDARD 4 LAYER PCB	FIXED 85°C HEATSINK TEMPERATURE <sup>(2)</sup>	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	50.7	2.4 <sup>(2)</sup>	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.36	0.3	
R <sub>θJB</sub>	Junction-to-board thermal resistance	24.4	n/a	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.19	0.5	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	24.2	n/a	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

(2) Thermal data are obtained with 85°C heat sink temperature using thermal compound with 0.7W/mK thermal conductivity and 2mil thickness. In this model heat sink temperature is considered to be the ambient temperature and only path for dissipation is to the heatsink.

## 6.5 Electrical Characteristics

PVDD\_X = 51 V, GVDD\_X = 10.6 V, VDD = 10.6 V, T<sub>C</sub> (Case temperature) = 75°C, f<sub>S</sub> = 450 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION						
DVDD	Voltage regulator, only used as reference node	VDD = 10.6 V	3	3.3	3.6	V
AVDD	Voltage regulator, only used as reference node	VDD = 10.6 V	7.75			V
I <sub>VDD</sub>	VDD supply current	Operating, 50% duty cycle	30			mA
		Idle, reset mode	14			
I <sub>GVDD_X</sub>	Gate-supply current per full-bridge	50% duty cycle	44			mA
		Reset mode	5			
I <sub>PVDD_X</sub>	PVDD idle current per full bridge	50% duty cycle with recommended output filter	24			mA
		Reset mode, No switching	5			mA
		VDD = 0V, GVDD_X = 0V	1.25			mA
ANALOG INPUTS						
R <sub>IN</sub>	Input resistance		20			kΩ
V <sub>IN</sub>	Maximum input voltage swing, peak - peak		7			V
I <sub>IN</sub>	Maximum input current		1			mA
G	Inverting voltage Gain	V <sub>OUT</sub> /V <sub>IN</sub>	21.5			dB
OSCILLATOR						
F <sub>PWM</sub>	PWM Output Frequency	Nominal, Master Mode, 1% Resistor	450			kHz
		AM1, Master Mode, 1% Resistor	500			
		AM2, Master Mode, 1% Resistor	600			
ΔF <sub>PWM</sub>	PWM Output Frequency Variation	1% Resistor	5			%
f <sub>OSC(IO+)</sub>	Oscillator Frequency	Nominal, Master Mode, F <sub>PWM</sub> × 6	2.7			MHz
		AM1, Master Mode, F <sub>PWM</sub> × 6	3			
		AM2, Master Mode, F <sub>PWM</sub> × 6	3.45	3.6	3.75	
Δf <sub>OSC(IO+)</sub>	Oscillator Frequency Variation		5			%
V <sub>IH</sub>	High level input voltage		1.86			V
V <sub>IL</sub>	Low level input voltage		1.45			V
OUTPUT-STAGE MOSFETs						
R <sub>DS(on)</sub>	Drain-to-source resistance, low side (LS)	T <sub>J</sub> = 25°C, Includes metallization resistance, GVDD = 10.6 V	85			mΩ
	Drain-to-source resistance, high side (HS)		85			mΩ
I/O PROTECTION						
V <sub>uvp,VDD,GVDD</sub>	Undervoltage protection limit, GVDD_x and VDD		8.7			V
V <sub>uvp,VDD, GVDD,hyst</sub> <sup>(1)</sup>			0.6			V
V <sub>uvp,PVDD</sub>	Undervoltage protection limit, PVDD_x		14.5			V
V <sub>uvp,PVDD,hyst</sub> <sup>(1)</sup>			1.4			V
OTW	Overtemperature warning, $\overline{\text{CLIP\_OTW}}$ <sup>(1)</sup>		110	120	130	°C
OTW <sub>hyst</sub> <sup>(1)</sup>	Temperature drop needed below OTW temperature for $\overline{\text{CLIP\_OTW}}$ to be inactive after OTW event.		20			°C
OTE <sup>(1)</sup>	Overtemperature error		140	150	160	°C
OTE <sub>hyst</sub> <sup>(1)</sup>	A reset needs to occur for $\overline{\text{FAULT}}$ to be released following an OTE event		15			°C
OTE-OTW <sub>(differential)</sub> <sup>(1)</sup>	OTE-OTW differential		30			°C
OLPC	Overload protection counter	f <sub>PWM</sub> = 450 kHz (1024 PWM cycles)	2.3			ms
I <sub>OC</sub>	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1Ω load, R <sub>OCP</sub> = 22 kΩ	17			A
		Resistor – programmable, nominal peak current in 1Ω load, R <sub>OCP</sub> = 30 kΩ	13			

(1) Specified by design.

## Electrical Characteristics (continued)

PVDD\_X = 51 V, GVDD\_X = 10.6 V, VDD = 10.6 V, T<sub>C</sub> (Case temperature) = 75°C, f<sub>S</sub> = 450 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OC(LATCHED)</sub>	Overcurrent limit protection	Resistor – programmable, peak current in 1Ω load, R <sub>OCP</sub> = 47kΩ		17		A
		Resistor – programmable, peak current in 1Ω load, R <sub>OCP</sub> = 64kΩ		13		
I <sub>DCspkr</sub>	DC Speaker Protection Current Threshold	BTL current imbalance threshold		1.5		A
I <sub>OCT</sub>	Overcurrent response time	Time from switching transition to flip-state induced by overcurrent.		150		ns
I <sub>PD</sub>	Output pulldown current of each half	Connected when $\overline{\text{RESET}}$ is active to provide bootstrap charge. Not used in SE mode.		3		mA
<b>STATIC DIGITAL SPECIFICATIONS</b>						
V <sub>IH</sub>	High level input voltage	M1, M2, OSC_IOP, OSC_IOM, RESET	1.9			V
V <sub>IL</sub>	Low level input voltage			0.8		V
I <sub>Ikg</sub>	Input leakage current			100		μA
<b>OTW/SHUTDOWN (FAULT)</b>						
R <sub>INT_PU</sub>	Internal pullup resistance, $\overline{\text{CLIP\_OTW}}$ to DVDD, FAULT to DVDD			26		kΩ
ΔR <sub>INT_PU</sub>	Internal pullup resistance variation, $\overline{\text{CLIP\_OTW}}$ to DVDD, FAULT to DVDD			25		%
V <sub>OH</sub>	High level output voltage	Internal pullup resistor	3	3.3	3.6	V
V <sub>OL</sub>	Low level output voltage	I <sub>O</sub> = 4 mA		10	500	mV
Device fanout	$\overline{\text{CLIP\_OTW}}$ , FAULT	No external pullup		30		devices

## 6.6 Audio Characteristics (BTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 51 V, GVDD\_X = 10.6 V, R<sub>L</sub> = 4 Ω, f<sub>S</sub> = 450 kHz, R<sub>OC</sub> = 22 kΩ, T<sub>C</sub> = 75°C, Output Filter: L<sub>DEM</sub> = 10 μH, C<sub>DEM</sub> = 1 μF, mode = 00, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Power output per channel	R <sub>L</sub> = 4 Ω, 10% THD+N		315		W
		R <sub>L</sub> = 4 Ω, 1% THD+N		255		
		R <sub>L</sub> = 8 Ω, 10% THD+N		180		
		R <sub>L</sub> = 8 Ω, 1% THD+N		150		
THD+N	Total harmonic distortion + noise	1 W		0.006%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded		85		μV
V <sub>OS</sub>	Output offset voltage	Inputs AC coupled to GND		15	60	mV
SNR	Signal-to-noise ratio <sup>(1)</sup>			112		dB
DNR	Dynamic range			113		dB
P <sub>idle</sub>	Power dissipation due to Idle losses (I <sub>PVDD</sub> )	P <sub>O</sub> = 0, 4 channels switching <sup>(2)</sup>		2.5		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses also are affected by core losses of output inductors.



## 6.7 Audio Characteristics (SE)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 51 V, GVDD\_X = 10.6 V,  $R_L = 2\ \Omega$ ,  $f_S = 450\ \text{kHz}$ ,  $R_{OC} = 22\ \text{k}\Omega$ ,  $T_C = 75^\circ\text{C}$ , Output Filter:  $L_{DEM} = 15\ \mu\text{H}$ ,  $C_{DEM} = 1\ \mu\text{F}$ , MODE = 11, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Power output per channel	$R_L = 2\ \Omega$ , 10% THD+N		148		W
		$R_L = 2\ \Omega$ , 1% THD+N		120		
THD+N	Total harmonic distortion + noise	1 W		0.04%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded		160		$\mu\text{V}$
SNR	Signal to noise ratio <sup>(1)</sup>	A-weighted		101		dB
DNR	Dynamic range	A-weighted		101		dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD)	P <sub>O</sub> = 0, 4 channels switching <sup>(2)</sup>		2		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

## 6.8 Audio Characteristics (PBTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 51 V, GVDD\_X = 10.6 V,  $R_L = 2\ \Omega$ ,  $f_S = 450\ \text{kHz}$ ,  $R_{OC} = 22\ \text{k}\Omega$ ,  $T_C = 75^\circ\text{C}$ , Output Filter:  $L_{DEM} = 10\ \mu\text{H}$ ,  $C_{DEM} = 1\ \mu\text{F}$ , MODE = 10, AES17 + AUX-0025 measurement filters, unless otherwise noted.







PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Power output per channel	$R_L = 2\ \Omega$ , 10% THD+N		605		W
		$R_L = 2\ \Omega$ , 1% THD+N		495		
		$R_L = 3\ \Omega$ , 10% THD+N		455		
		$R_L = 3\ \Omega$ , 1% THD+N		370		
		$R_L = 4\ \Omega$ , 10% THD+N		360		
		$R_L = 4\ \Omega$ , 1% THD+N		285		
THD+N	Total harmonic distortion + noise	1 W		0.008%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded		70		$\mu\text{V}$
SNR	Signal to noise ratio <sup>(1)</sup>	A-weighted		114		dB
DNR	Dynamic range	A-weighted		114		dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD)	P <sub>O</sub> = 0, 4 channels switching <sup>(2)</sup>		2.5		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.


## 6.9 Typical Characteristics, BTL Configuration

All Measurements taken at audio frequency = 1 kHz, PVDD\_X = 51 V, GVDD\_X = 10.6 V,  $R_L = 4\ \Omega$ ,  $f_S = 450\text{ kHz}$ ,  $R_{OC} = 22\text{ k}\Omega$ ,  $T_C = 75^\circ\text{C}$ , Output Filter:  $L_{DEM} = 10\ \mu\text{H}$ ,  $C_{DEM} = 1\ \mu\text{F}$ , mode = 00, AES17 + AUX-0025 measurement filters, unless otherwise noted.


**Figure 1. Total Harmonic Distortion+Noise vs Frequency**

**Figure 2. Total Harmonic Distortion+Noise vs Frequency**

**Figure 3. Total Harmonic Distortion+Noise vs Frequency**

**Figure 4. Total Harmonic Distortion+Noise vs Frequency**

**Figure 5. Total Harmonic Distortion + Noise vs Output Power**

**Figure 6. Total Harmonic Distortion + Noise vs Output Power**


## Typical Characteristics, BTL Configuration (continued)

All Measurements taken at audio frequency = 1 kHz, PVDD\_X = 51 V, GVDD\_X = 10.6 V,  $R_L = 4\ \Omega$ ,  $f_s = 450\text{ kHz}$ ,  $R_{OC} = 22\text{ k}\Omega$ ,  $T_C = 75^\circ\text{C}$ , Output Filter:  $L_{DEM} = 10\ \mu\text{H}$ ,  $C_{DEM} = 1\ \mu\text{F}$ , mode = 00, AES17 + AUX-0025 measurement filters, unless otherwise noted.




$R_L = 4\ \Omega, 6\ \Omega, 8\ \Omega$  THD+N = 10%  $T_C = 75^\circ\text{C}$

**Figure 7. Output Power vs Supply Voltage**




$R_L = 4\ \Omega, 6\ \Omega, 8\ \Omega$  THD+N = 1%  $T_C = 75^\circ\text{C}$

**Figure 8. Output Power vs Supply Voltage**




$R_L = 4\ \Omega, 6\ \Omega, 8\ \Omega$  THD+N = 10%  $T_C = 75^\circ\text{C}$

**Figure 9. System Efficiency vs Output Power**




$R_L = 4\ \Omega, 6\ \Omega, 8\ \Omega$  THD+N = 10%  $T_C = 75^\circ\text{C}$

**Figure 10. System Power Loss vs Output Power**



$R_L = 4\ \Omega, 6\ \Omega, 8\ \Omega$  THD+N = 10%  $T_C = 75^\circ\text{C}$

**Figure 11. Output Power vs Case Temperature**









4  $\Omega$ ,  $V_{REF} = 36.06\text{ V}$  FFT =  
(1% Output power) 16384  
AUX-0025 filter, 80 kHz  $T_C = 75^\circ\text{C}$   
analyzer BW

**Figure 12. Noise Amplitude vs Frequency**







## 6.10 Typical Characteristics, SE Configuration

All Measurements taken at audio frequency = 1 kHz, PVDD\_X = 51 V, GVDD\_X = 10.6 V,  $R_L = 3\ \Omega$ ,  $f_S = 450\ \text{kHz}$ ,  $R_{OC} = 22\ \text{k}\Omega$ ,  $T_C = 75^\circ\text{C}$ , Output Filter:  $L_{DEM} = 15\ \mu\text{H}$ ,  $C_{DEM} = 680\ \text{nF}$ , MODE = 11, AES17 + AUX-0025 measurement filters, unless otherwise noted.



## 6.11 Typical Characteristics, PBTL Configuration

All Measurements taken at audio frequency = 1 kHz, PVDD\_X = 51V, GVDD\_X = 10.6 V,  $R_L = 2\Omega$ ,  $f_s = 450$  kHz,  $R_{OC} = 22$  k $\Omega$ ,  $T_C = 75^\circ\text{C}$ , Output Filter:  $L_{DEM} = 10\mu\text{H}$ ,  $C_{DEM} = 1\mu\text{F}$ , MODE = 10, AES17 + AUX-0025 measurement filters, unless otherwise noted.



## 7 Parameter Measurement Information

All parameters are measured according to the conditions described in the [Recommended Operating Conditions](#), [Typical Characteristics](#), [BTL Configuration](#), [Typical Characteristics](#), [SE Configuration](#) and [Typical Characteristics](#), [PBTL Configuration](#) sections.

Most audio analyzers will not give correct readings of Class-D amplifiers' performance due to their sensitivity to out of band noise present at the amplifier output. AES-17 + AUX-0025 pre-analyzer filters are recommended to use for Class-D amplifier measurements. In absence of such filters, a 30-kHz low-pass filter ( $10\ \Omega + 47\ \text{nF}$ ) can be used to reduce the out of band noise remaining on the amplifier outputs.

## 8 Detailed Description

### 8.1 Overview

To facilitate system design, the TPA3255-Q1 needs only a low-voltage analog and digital supply in addition to the (typical) 51-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry, AVDD and DVDD. Additionally, all circuitry requiring a floating voltage supply, that is, the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.


The audio signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST\_X). Power-stage supply pins (PVDD\_X) and gate drive supply pins (GVDD\_X) are separate for each full bridge. Although supplied from the same source, separating to GVDD\_AB, GVDD\_CD, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details) is recommended. These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, the physical loop with the power supply pins, decoupling capacitors and GND return path to the device pins must be kept as short as possible and with as little area as possible to minimize induction (see reference board documentation for additional information).

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD\_X) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. It is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each full-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X node is decoupled with 1- $\mu\text{F}$  ceramic capacitor placed as close as possible to the supply pins. It is recommended to follow the PCB layout of the TPA3255-Q1 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.


The VDD, AVDD and DVDD supplies should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 51-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit, but it is recommended to release RESET after the power supply is settled for minimum turn on audible artefacts. Moreover, the TPA3255-Q1 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates ( $dV/dt$ ) are non-critical within the specified range (see the [Recommended Operating Conditions](#) table of this data sheet).

## 8.2 Functional Block Diagrams



Copyright © 2016, Texas Instruments Incorporated

## Functional Block Diagrams (continued)



\*NOTE1: Logic AND in or outside microcontroller

**Figure 25. System Block Diagram**



## 8.3 Feature Description

### 8.3.1 Error Reporting

The  $\overline{\text{FAULT}}$ , and  $\overline{\text{CLIP\_OTW}}$ , pins are active-low, open-drain outputs. The function is for protection-mode signaling to a system-control device.

Any fault resulting in device shutdown is signaled by the  $\overline{\text{FAULT}}$  pin going low. Also,  $\overline{\text{CLIP\_OTW}}$  goes low when the device junction temperature exceeds 125°C (see Table 2).

**Table 2. Error Reporting**

$\overline{\text{FAULT}}$	$\overline{\text{CLIP\_OTW}}$	DESCRIPTION
0	0	Overtemperature (OTE), overload (OLP) or undervoltage (UVP) Junction temperature higher than 125°C (overtemperature warning)
0	1	Overload (OLP) or undervoltage (UVP). Junction temperature lower than 125°C
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

Note that asserting  $\overline{\text{RESET}}$  low forces the  $\overline{\text{FAULT}}$  signal high, independent of faults being present. TI recommends monitoring the  $\overline{\text{CLIP\_OTW}}$  signal using the system microcontroller and responding to an overtemperature warning signal by turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both  $\overline{\text{FAULT}}$  and  $\overline{\text{CLIP\_OTW}}$  outputs.

## 8.4 Device Functional Modes

### 8.4.1 Device Protection System

The TPA3255-Q1 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TPA3255-Q1 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the  $\overline{\text{FAULT}}$  pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, that is, the supply voltage has increased.

The device will handle errors, as shown in Table 3.

**Table 3. Device Protection**


BTL MODE		PBTL MODE		SE MODE	
LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF
A	A+B	A	A+B+C+D	A	A+B
B		B		B	
C	C+D	C		C	C+D
D		D		D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective halfbridge (non-latching, does not assert  $\overline{\text{FAULT}}$ ).

#### 8.4.1.1 Overload and Short Circuit Current Protection


TPA3255-Q1 has fast reacting current sensors with a programmable trip threshold (OC threshold) on all high-side and low-side FETs. To prevent output current from increasing beyond the programmed threshold, TPA3255-Q1 has the option of either limiting the output current for each switching cycle (Cycle By Cycle Current Control, CB3C) or to perform an immediate shutdown of the output in case of excess output current (Latching Shutdown). CB3C prevents premature shutdown due to high output current transients caused by high level music transients and a drop of real speaker's load impedance, and allows the output current to be limited to a maximum

programmed level. If the maximum output current persists, i.e. the power stage being overloaded with too low load impedance, the device will shut down the affected output channel and the affected output is put in a high-impedance (Hi- Z) state until a RESET cycle is initiated. CB3C works individually for each half bridge output. If an over current event is triggered, CB3C performs a state flip of the half bridge output that is cleared upon beginning of next PWM frame.



**Figure 26. CB3C Timing Example**

During CB3C an over load counter increments for each over current event and decrease for each non-over current PWM cycle. This allows full amplitude transients into a low speaker impedance without a shutdown protection action. In the event of a short circuit condition, the over current protection limits the output current by the CB3C operation and eventually shut down the affected output if the overload counter reaches its maximum value. If a latched OC operation is required such that the device shuts down the affected output immediately upon first detected over current event, this protection mode should be selected. The over current threshold and mode (CB3C or Latched OC) is programmed by the OC\_ADJ resistor value. The OC\_ADJ resistor needs to be within its intentional value range for either CB3C operation or Latched OC operation.



**Figure 27. OC Threshold versus OC\_ADJ Resistor Value Example**

OC\_ADJ values outside specified value range for either CB3C or latched OC operation will result in minimum OC threshold.


**Table 4. Device Protection**

OC_ADJ Resistor Value	Protection Mode	OC Threshold
22k $\Omega$	CB3C	17.0A
24k $\Omega$	CB3C	15.7A
27k $\Omega$	CB3C	14.2A
30k $\Omega$	CB3C	12.9A
47k $\Omega$	Latched OC	17.0A
51k $\Omega$	Latched OC	15.7A
56k $\Omega$	Latched OC	14.2A
64k $\Omega$	Latched OC	12.9A

#### 8.4.1.2 Signal Clipping and Pulse Injector

A built in activity detector monitors the PWM activity of the OUT\_X pins. TPA3255-Q1 is designed to drive unclipped output signals all the way to PVDD and GND rails. In case of audio signal clipping when applying excessive input signal voltage, or in case of CB3C current protection being active, the amplifier feedback loop of the audio channel will respond to this condition with a saturated state, and the output PWM signals would stop if the device did not have special circuitry implemented to handle this situation. To prevent the output PWM signals from stopping in a clipping or CB3C situation, narrow pulses are injected to the gate drive to maintain output activity. The injected narrow pulses are injected at every 4<sup>th</sup> PWM frame, and thus the effective switching frequency during this state is reduced to 1/4 of the normal switching frequency.

Signal clipping is signalled on the CLIP\_OTW pin and is self clearing when signal level reduces and the device reverts to normal operation. The CLIP\_OTW pulses start at the onset to output clipping, typically at a THD level around 0.01%, resulting in narrow CLIP\_OTW pulses starting with a pulse width of ~500 ns.



**Figure 28. Signal Clipping PWM and Speaker Output Signals**

#### 8.4.1.3 DC Speaker Protection

The output DC protection scheme protects a speaker from excess DC current in case one terminal of the speaker is connected to the amplifier while the other is accidentally shorted to the chassis ground. Such a short circuit results in a DC voltage of PVDD/2 across the speaker, which potentially can result in destructive current levels. The output DC protection detects any unbalance of the output and input current of a BTL output, and in the event of the unbalance exceeding a programmed threshold, the overload counter increments until its maximum value and the affected output channel is shut down. DC Speaker Protection is disabled in SE mode operation.

#### 8.4.1.4 Pin-to-Pin Short Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage if a power output pin (OUT\_X) is shorted to GND\_X or PVDD\_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup that is, when VDD is supplied, consequently a short to either GND\_X or PVDD\_X after system startup does not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT\_X to GND\_X, the second step tests that there are no shorts from OUT\_X to PVDD\_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is < 15ms/μF. While the PPSC detection is in progress,  $\overline{\text{FAULT}}$  is kept low, and the device will not react to changes applied to the  $\overline{\text{RESET}}$  pin. If no shorts are present the PPSC detection passes, and  $\overline{\text{FAULT}}$  is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To make sure not to trip the PPSC detection system it is recommended not to insert a resistive load to GND\_X or PVDD\_X.

#### 8.4.1.5 Overtemperature Protection OTW and OTE

TPA3255-Q1 has a two-level temperature-protection system that asserts an active-low warning signal (CLIP\_OTW) when the device junction temperature exceeds 120°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and  $\overline{\text{FAULT}}$  being asserted low. OTE is latched in this case. To clear the OTE latch,  $\overline{\text{RESET}}$  must be asserted. Thereafter, the device resumes normal operation.

#### 8.4.1.6 Undervoltage Protection (UVP) and Power-on Reset (POR)

The UVP and POR circuits of the TPA3255-Q1 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit ensures that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach values stated in the *Electrical Characteristics* table. Although GVDD\_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and  $\overline{\text{FAULT}}$  being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

#### 8.4.1.7 Fault Handling

If a fault situation occurs while in operation, the device acts accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and causes all PWM activity of the device to be shut down, and will assert  $\overline{\text{FAULT}}$  low. A global fault is a latching fault and clearing  $\overline{\text{FAULT}}$  and restarting operation requires resetting the device by toggling  $\overline{\text{RESET}}$ . Deasserting  $\overline{\text{RESET}}$  should never be allowed with excessive system temperature, so it is advised to monitor  $\overline{\text{RESET}}$  by a system microcontroller and only allow releasing  $\overline{\text{RESET}}$  ( $\overline{\text{RESET}}$  high) if the CLIP\_OTW signal is cleared (high). A channel fault results in shutdown of the PWM activity of the affected channel(s). Note that asserting  $\overline{\text{RESET}}$  low forces the  $\overline{\text{FAULT}}$  signal high, independent of faults being present.

**Table 5. Error Reporting**

Fault/Event	Fault/Event Description	Global or Channel	Reporting Method	Latched/Self Clearing	Action needed to Clear	Output FETs
PVDD_X UVP	Voltage Fault	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Increase affected supply voltage	HI-Z
VDD UVP						
AVDD UVP						
POR (DVDD UVP)	Power On Reset	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Allow DVDD to rise	HI-Z
BST_X UVP	Voltage Fault	Channel (Half Bridge)	None	Self Clearing	Allow BST cap to recharge (lowside ON, VDD applied)	HighSide off
OTW	Thermal Warning	Global	$\overline{\text{OTW}}$ pin	Self Clearing	Cool below OTW threshold	Normal operation
OTE	Thermal Shutdown	Global	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
OLP (CB3C>1.7ms)	OC Shutdown	Channel	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
Latched OC (47k $\Omega$ <ROC_ADJ<68k $\Omega$ )	OC Shutdown	Channel	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
CB3C (22k $\Omega$ <ROC_ADJ<30k $\Omega$ )	OC Limiting	Channel	None	Self Clearing	Reduce signal level or remove short	Flip state, cycle by cycle at fs/3
Stuck at Fault <sup>(1)</sup>	No OSC_IO activity in Slave Mode	Global	None	Self Clearing	Resume OSC_IO activity	HI-Z

(1) Stuck at Fault occurs when input OSC\_IO input signal frequency drops below minimum frequency given in the *Electrical Characteristics* table of this data sheet.

#### 8.4.1.8 Device Reset

Asserting  $\overline{\text{RESET}}$  low initiates the device ramp down. The output FETs go into a Hi-Z state after the ramp down is complete. Output pull downs are active both in SE mode and BTL mode with  $\overline{\text{RESET}}$  low.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs.

Asserting reset input low removes any fault information to be signaled on the  $\overline{\text{FAULT}}$  output, that is,  $\overline{\text{FAULT}}$  is forced high. A rising-edge transition on reset input allows the device to resume operation after a fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of  $\overline{\text{FAULT}}$ .

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

TPA3255-Q1 can be configured either in stereo BTL mode, 4 channel SE mode, mono PBTL mode, or in 2.1 mixed 1x BTL + 2x SE mode depending on output power conditions and system design.

### 9.2 Typical Applications

#### 9.2.1 Stereo BTL Application



**Figure 29. Typical Differential (2N) BTL Application**

## Typical Applications (continued)

### 9.2.1.1 Design Requirements

For this design example, use the parameters in [Table 6](#).

**Table 6. Design Requirements, BTL Application**

DESIGN PARAMETER	EXAMPLE
Low Power (Pull-up) Supply	3.3 V
Mid Power Supply	10.6 V
High Power Supply	18 - 51 V
Mode Selection	M2 = L
	M1 = L
Analog Inputs	INPUT_A = $\pm 3.9$ V (peak, max)
	INPUT_B = $\pm 3.9$ V (peak, max)
	INPUT_C = $\pm 3.9$ V (peak, max)
	INPUT_D = $\pm 3.9$ V (peak, max)
Output Filters	Inductor-Capacitor Low Pass Filter (10 $\mu$ H + 1 $\mu$ F)
Speaker Impedance	3-8 $\Omega$

### 9.2.1.2 Detailed Design Procedures

A rising-edge transition on reset input allows the device to execute the startup sequence and starts switching.

The CLIP signal is indicating that the output is approaching clipping. The signal can be used either to decrease audio volume or to control an intelligent power supply nominally operating at a low rail adjusting to a higher supply rail.

The device is inverting the audio signal from input to output.

The DVDD and AVDD pins are not recommended to be used as a voltage sources for external circuitry.

#### 9.2.1.2.1 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

#### 9.2.1.2.2 PVDD Capacitor Recommendation

The PVDD decoupling capacitors must be placed as close to the device pins as possible to insure short trace length and low inductance path. Likewise the ground path for these capacitors must provide a good reference and should be substantial. This will keep voltage ringing on PVDD to a minimum.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 1  $\mu$ F that is placed on the power supply to each full-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 100 V is required for use with a 51-V power supply.

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, 1000  $\mu$ F, 80 V supports most applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

#### 9.2.1.2.3 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70  $\mu$ m) copper is recommended for use with the TPA3255-Q1. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance).

#### 9.2.1.2.4 Oscillator

The built in oscillator frequency can be trimmed by an external resistor from the `FREQ_ADJ` pin to GND. Changes in the oscillator frequency should be made with resistor values specified in [Recommended Operating Conditions](#) while `RESET` is low.

To reduce interference problems while using a radio receiver tuned within the AM band, the switching frequency can be changed from nominal to lower or higher values. These values should be chosen such that the nominal and the alternate switching frequencies together result in the fewest cases of interference throughout the AM band. The oscillator frequency can be selected by the value of the `FREQ_ADJ` resistor connected to GND in master mode.

For slave mode operation, turn off the oscillator by pulling the `FREQ_ADJ` pin to DVDD. This configures the `OSC_I/O` pins as inputs to be slaved from an external differential clock. In a master/slave system inter-channel delay is automatically set up between the switching of the audio channels, which can be illustrated by no idle channels switching at the same time. This will not influence the audio output, but only the switch timing to minimize noise coupling between audio channels through the power supply. Inter-channel delay is needed to optimize audio performance and to get better operating conditions for the power supply. The inter-channel delay will be set up for a slave device depending on the polarity of the `OSC_I/O` connection as follows:

- Slave 1 mode has normal polarity (master + to slave + and master - to slave -)
- Slave 2 mode has reverse polarity (master + to slave - and master - to slave +)

The interchannel delay for interleaved channel idle switching is given in the table below for the master/slave and output configuration modes in degrees relative to the PWM frame.

**Table 7. Master/Slave Inter Channel Delay Settings**

Master	M1 = 0, M2 = 0, 2 x BTL mode	M1 = 1, M2 = 0, 1 x BTL + 2 x SE mode	M1 = 0, M2 = 1, 1 x PBTL mode	M1 = 1, M2 = 1, 4 x SE mode
OUT_A	0°	0°	0°	0°
OUT_B	180°	180°	180°	60°
OUT_C	60°	60°	0°	0°
OUT_D	240°	120°	180°	60°
<b>Slave 1</b>				
OUT_A	60°	60°	60°	60°
OUT_B	240°	240°	240°	120°
OUT_C	120°	120°	60°	60°
OUT_D	300°	180°	240°	120°
<b>Slave 2</b>				
OUT_A	30°	30°	30°	30°
OUT_B	210°	210°	210°	90°
OUT_C	90°	90°	30°	30°
OUT_D	270°	150°	210°	90°



## 9.2.2 Application Curves


Relevant performance plots for TPA3255-Q1 in BTL configuration are shown in [Typical Characteristics, BTL Configuration](#)

**Table 8. Relevant Performance Plots, BTL Configuration**

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion+Noise vs Frequency	<a href="#">Figure 1</a>
Total Harmonic Distortion+Noise vs Frequency, 80kHz analyzer BW	<a href="#">Figure 2</a>
Total Harmonic Distortion + Noise vs Output Power	<a href="#">Figure 5</a>
Output Power vs Supply Voltage, 10% THD+N	<a href="#">Figure 7</a>
Output Power vs Supply Voltage, 10% THD+N	<a href="#">Figure 9</a>
System Efficiency vs Output Power	<a href="#">Figure 9</a>
System Power Loss vs Output Power	<a href="#">Figure 10</a>
Output Power vs Case Temperature	<a href="#">Figure 11</a>
Noise Amplitude vs Frequency	<a href="#">Figure 12</a>

### 9.2.3 Typical Application, Single Ended (1N) SE

TPA3255-Q1 can be configured either in stereo BTL mode, 4 channel SE mode, mono PBTL mode, or in 2.1 mixed 1x BTL + 2x SE mode depending on output power conditions and system design.



**Figure 30. Typical Single Ended (1N) SE Application**

#### 9.2.3.1 Design Requirements

Refer to [Stereo BTL Application](#) for the Design Requirements.

**Table 9. Design Requirements, SE Application**

DESIGN PARAMETER	EXAMPLE
Low Power (Pull-up) Supply	3.3 V
Mid Power Supply	10.6 V
High Power Supply	18 - 51 V
Mode Selection	M2 = H
	M1 = H
Analog Inputs	INPUT_A = ±3.9 V (peak, max)
	INPUT_B = ±3.9 V (peak, max)
	INPUT_C = ±3.9 V (peak, max)
	INPUT_D = ±3.9 V (peak, max)
Output Filters	Inductor-Capacitor Low Pass Filter (15 µH + 680 nF)
Speaker Impedance	2 - 8 Ω

#### 9.2.3.2 Detailed Design Procedures

Refer to [Stereo BTL Application](#) for the Detailed Design Procedures.

### 9.2.3.3 Application Curves


Relevant performance plots for TPA3255-Q1 in PBTL configuration are shown in [Typical Characteristics, SE Configuration](#)

**Table 10. Relevant Performance Plots, SE Configuration**

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion+Noise vs Output Power	<a href="#">Figure 13</a>
Total Harmonic Distortion+Noise vs Frequency	<a href="#">Figure 14</a>
Total Harmonic Distortion+Noise vs Frequency, 80kHz analyzer BW	<a href="#">Figure 15</a>
Output Power vs Supply Voltage, 10% THD+N	<a href="#">Figure 16</a>
Output Power vs Supply Voltage, 1% THD+N	<a href="#">Figure 17</a>
Output Power vs Case Temperature	<a href="#">Figure 18</a>

## 9.2.4 Typical Application, Differential (2N) PBTL

TPA3255-Q1 can be configured either in stereo BTL mode, 4 channel SE mode, mono PBTL mode, or in 2.1 mixed 1x BTL + 2x SE mode depending on output power conditions and system design.



**Figure 31. Typical Differential (2N) PBTL Application**

### 9.2.4.1 Design Requirements

Refer to [Stereo BTL Application](#) for the Design Requirements.

**Table 11. Design Requirements, PBTL Application**

DESIGN PARAMETER	EXAMPLE
Low Power (Pull-up) Supply	3.3 V
Mid Power Supply	10.6 V
High Power Supply	18 - 51 V
Mode Selection	M2 = H
	M1 = L
Analog Inputs	INPUT_A = ±3.9 V (peak, max)
	INPUT_B = ±3.9 V (peak, max)
	INPUT_C = Grounded
	INPUT_D = Grounded
Output Filters	Inductor-Capacitor Low Pass Filter (10 µH + 1 µF)
Speaker Impedance	2 - 4 Ω

### 9.2.4.2 Detailed Design Procedures

Refer to [Stereo BTL Application](#) for the Detailed Design Procedures.

### 9.2.4.3 Application Curves

Relevant performance plots for TPA3255-Q1 in PBTL configuration are shown in [Typical Characteristics, PBTL Configuration](#)

**Table 12. Relevant Performance Plots, PBTL Configuration**

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion+Noise vs Output Power	<a href="#">Figure 19</a>
Total Harmonic Distortion+Noise vs Frequency	<a href="#">Figure 20</a>
Total Harmonic Distortion+Noise vs Frequency, 80kHz analyzer BW	<a href="#">Figure 21</a>
Output Power vs Supply Voltage, 10% THD+N	<a href="#">Figure 22</a>
Output Power vs Supply Voltage, 1% THD+N	<a href="#">Figure 23</a>
Output Power vs Case Temperature	<a href="#">Figure 24</a>

## 10 Power Supply Recommendations

### 10.1 Power Supplies

The TPA3255-Q1 device requires two external power supplies for proper operation. A high-voltage supply called PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. Additionally, one mid-voltage power supply for GVDD\_X and VDD is required to power the gate-drive and other internal digital and analog portions of the device. The allowable voltage range for both the PVDD and the GVDD\_X/VDD supplies are listed in the [Recommended Operating Conditions](#) table. Ensure both the PVDD and the GVDD\_X/VDD supplies can deliver more current than listed in the [Electrical Characteristics](#) table.

#### 10.1.1 VDD Supply

The VDD supply required from the system is used to power several portions of the device. It provides power to internal regulators DVDD and AVDD that are used to power digital and analog sections of the device, respectively. Proper connection, routing, and decoupling techniques are highlighted in the TPA3255 device EVM User's Guide ([SLOU441](#)) (as well as the [Application Information](#) section and [Layout Examples](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3255 device EVM User's Guide ([SLOU441](#)), which followed the same techniques as those shown in the [Application Information](#) section, may result in reduced performance, errant functionality, or even damage to the TPA3255-Q1 device. Some portions of the device also require a separate power supply which is a lower voltage than the VDD supply. To simplify the power supply requirements for the system, the TPA3255-Q1 device includes integrated low-dropout (LDO) linear regulators to create these supplies. These linear regulators are internally connected to the VDD supply and their outputs are presented on AVDD and DVDD pins, providing a connection point for an external bypass capacitors. It is important to note that the linear regulators integrated in the device have only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on these pins could cause the voltage to sag and increase noise injection, which negatively affects the performance and operation of the device.

#### 10.1.2 GVDD\_X Supply

The GVDD\_X supply required from the system is used to power the gate-drives for the output H-bridges. Proper connection, routing, and decoupling techniques are highlighted in the TPA3255 device EVM User's Guide ([SLOU441](#)) (as well as the [Application Information](#) section and [Layout Examples](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3255 device EVM User's Guide ([SLOU441](#)), which followed the same techniques as those shown in the [Application Information](#) section, may result in reduced performance, errant functionality, or even damage to the TPA3255-Q1 device.


## Power Supplies (continued)

### 10.1.3 PVDD Supply

The output stage of the amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TPA3255 device EVM User's Guide ([SLOU441](#)) (as well as the [Application Information](#) section and [Layout Examples](#) section) and must be followed as closely as possible for proper operation and performance. Due the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TPA3255 device EVM User's Guide ([SLOU441](#)). The lack of proper decoupling, like that shown in the EVM User's Guide ([SLOU441](#)), can results in voltage spikes which can damage the device, or cause poor audio performance and device shutdown faults.

## 10.2 Powering Up

The TPA3255-Q1 does not require a power-up sequence, but it is recommended to hold  $\overline{\text{RESET}}$  low for at least 250 ms after PVDD supply voltage is turned ON. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD\_X) and VDD voltages are above the undervoltage protection (UVP) voltage threshold (see the [Electrical Characteristics](#) table of this data sheet). This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output as well as initiating a controlled ramp up sequence of the output voltage.



**Figure 32. Startup Timing**

When  $\overline{\text{RESET}}$  is released to turn on TPA3255-Q1,  $\overline{\text{FAULT}}$  signal will turn low and AVDD voltage regulator will be enabled.  $\overline{\text{FAULT}}$  will stay low until AVDD reaches the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). After a precharge time to stabilize the DC voltage across the input AC coupling capacitors, the ramp up sequence starts.

## 10.3 Powering Down

The TPA3255-Q1 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD\_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the [Electrical Characteristics](#) table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks by initiating a controlled ramp down sequence of the output voltage.

## 10.4 Thermal Design


### 10.4.1 Thermal Performance

TPA3255-Q1 thermal performance is dependent on the design of the thermal system, which is the heatsink design and surrounding conditions including system enclosure (closed box with no air flow, or a fanned system etc.). As a result, the maximum continuous output power attainable will be influenced by the thermal design.

To mitigate thermal limitations in systems with the device operated at continuous high power it is advised to increase the cooling capability of the thermal system, or to operate the device in PBTTL operation mode.

### 10.4.2 Thermal Performance with Continuous Output Power

It is recommended to operate TPA3255-Q1 below the OTW threshold. In most systems normal use conditions will safely keep the device temperature with margin to the OTW threshold. However in some systems and use cases the device temperature can run high, dependent on the actual output power, operating voltage, and thermal system. At high operating temperature some thermal limitations for continuous output power may occur at low audio frequencies due to increased heating of the output MOSFETs. [Figure 33](#) shows maximum attainable continuous output power with a heatsink temperature of 75°C and maximum 10% THD.



**Figure 33. Maximum Continuous Output Power vs Frequency, BTL, 4Ω Load, Each Channel,  $T_c = 75^\circ\text{C}$**

### 10.4.3 Thermal Performance with Non-Continuous Output Power

As audio signals often have a peak to average ratio larger than one (average level below maximum peak output), the thermal performance for audio signals can be illustrated using burst signals with different burst ratios.

## Thermal Design (continued)




Figure 34. Example of audio signal

A burst signal is characterized by the high-level to low-level ratio as well as the duration of the high level and low level, e.g. a burst 1:4 stimuli is a single period of high level followed by 4 cycles of low level.




Figure 35. Example of 1:4 Burst Signal

The following analysis of thermal performance for TPA3255-Q1 is made with the heatsink temperature controlled to 75°C.

The device is not thermally limited with 8-Ω load, but depending on the burst stimuli for operation at 75°C heatsink temperature some thermal limitations may occur with a lower load impedance, depending on switching frequency and average to maximum power ratio. The figure below shows burst performance with a signal power ratio of 1:16 (low cycles power level 1/16 of the high cycles power level) and 1:8 .




Figure 36. Maximum Burst Output Power vs Frequency, BTL, 4Ω Load, Each Channel,  $T_C = 75^\circ\text{C}$ , Power Ratio 1:16




Figure 37. Maximum Burst Output Power vs Frequency, BTL, 4Ω Load, Each Channel,  $T_C = 75^\circ\text{C}$ , Power Ratio 1:8



## 11 Layout


### 11.1 Layout Guidelines

- Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals.
- Maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible, since the ground pins are the best conductors of heat in the package.
- PCB layout, audio performance and EMI are linked closely together.
- Routing the audio input should be kept short and together with the accompanied audio source ground.
- Route VBG decoupling capacitor to the VBG and GND pins with as short PCB traces as possible
- The small bypass capacitors on the PVDD lines of the DUT should be placed as close the PVDD pins as possible.
- A local ground area underneath the device is important to keep solid to minimize ground bounce.
- Orient the passive component so that the narrow end of the passive component is facing the TPA3255-Q1 device, unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads.
- Avoid placing other heat producing components or structures near the TPA3255-Q1 device.
- Avoid cutting off the flow of heat from the TPA3255-Q1 device to the surrounding ground areas with traces or via strings, especially on output side of device.

Netlist for this printed circuit board is generated from the schematic in [Figure 38](#).

## 11.2 Layout Examples

### 11.2.1 BTL Application Printed Circuit Board Layout Example




- Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- Note T1:** PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND\_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- Note T3:** Heat sink needs to have a good connection to PCB ground.

**Figure 38. BTL Application Printed Circuit Board - Composite**

## Layout Examples (continued)

### 11.2.2 SE Application Printed Circuit Board Layout Example




- Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- Note T1:** PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND\_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- Note T3:** Heat sink needs to have a good connection to PCB ground.

**Figure 39. SE Application Printed Circuit Board - Composite**

## Layout Examples (continued)

### 11.2.3 PBTL Application Printed Circuit Board Layout Example



- Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- Note T1:** PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND\_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- Note T3:** Heat sink needs to have a good connection to PCB ground.

**Figure 40. PBTL Application Printed Circuit Board - Composite**

## 12 Device and Documentation Support

### 12.1 Documentation Support

TPA3255EVM User's Guide, [SLOU441](#)

[Multi-Device Configuration for TPA32xx Amplifiers](#)

[TPA3255 Setup Guide & Configuration Tool](#)

[Class-D LC Filter Designer and Application Note](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPA3255TDDVRQ1	Active	Production	HTSSOP (DDV)   44	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	3255T
TPA3255TDDVRQ1.B	Active	Production	HTSSOP (DDV)   44	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	3255T

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF TPA3255-Q1 :

- Catalog : [TPA3255](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3255TDDVRQ1	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1




## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3255TDDVRQ1	HTSSOP	DDV	44	2000	350.0	350.0	43.0




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

## PACKAGE OUTLINE

**DDV0044D**

## PowerPAD™ TSSOP - 1.2 mm max height

## PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. The exposed thermal pad is designed to be attached to an external heatsink.
6. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT


DDV0044D

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS  
NOT TO SCALE

4218830/A 08/2016

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.


8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDV0044D

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE :6X

4218830/A 08/2016

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated