







TMUX646 SCDS432 - JUNE 2021


TMUX646 6 GHz, 5 V, 2:1 (SPDT) 10-Channel MIPI Switch with 1.8-V Logic Support

1 Features

- Supply range of 1.5 V to 5.5 V
- 10-Channel 2:1 bidirectional switch
- Supports MIPI CSI/DSI, SATA, LVDS, RGMII, DDR, ethernet interfaces
- · Powered-off protection: I/Os Hi-Z when $V_{DD} = 0 V$
- Low R_{ON}: 6-Ω typical
- High bandwidth: 6 GHz
- Ultra low crosstalk: -40 dB
- Low power disable mode
- 1.2 V logic compatible
- · Bidirectional signal path
- ESD protection:
 - 6-kV human body model (HBM)
 - 2-kV human body model (CDM)

2 Applications

- Mobile phones
- **Tablet**
- PC and notebooks
- Virtual and augmented reality
- Camera-based carcode scanner
- Medical
- IP netcam



Simplified D-PHY Schematic

3 Description


The TMUX646 is an optimized 10-channel (5 differential) single-pole, double-throw bi-directional switch for use in high speed applications. The TMUX646 is designed to facilitate multiple MIPI compliant devices to connect to a single CSI/DSI, C-PHY/D-PHY module. The device also supports SATA, SAS, MIPI DSI/CSI, LVDS, RGMII, DDR and Ethernet interfaces.

The device has a bandwidth of 6 GHz, low channelto-channel skew with little signal degradation, and wide margins to compensate for layout losses. The device's low current consumption meets the needs of low power applications, including mobile phones and other personal electronics.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX646	nFBGA (ZEC)	2.45 mm × 2.45 mm

For all available package, see the orderable addendum at the end of the data sheet.



Simplified C-PHY Schematic



Table of Contents

1 Features	1	8.4 Device Functional Modes	21
2 Applications		9 Application and Implementation	
3 Description		9.1 Application Information	. 22
4 Revision History		9.2 Typical Application	
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	
6 Specifications		11 Layout	. 28
6.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
6.2 ESD Ratings	5	11.2 Layout Example	. 28
6.3 Recommended Operating Conditions		12 Device and Documentation Support	
6.4 Thermal Information	5	12.1 Documentation Support	. 29
6.5 Electrical Characteristics	6	12.2 Receiving Notification of Documentation Updates.	29
6.6 Typical Characteristics	10	12.3 Support Resources	. 29
7 Parameter Measurement Information	13	12.4 Trademarks	
8 Detailed Description	19	12.5 Electrostatic Discharge Caution	29
8.1 Overview	19	12.6 Glossary	29
8.2 Functional Block Diagram	19	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description	20	Information	. 29

4 Revision History

DATE	REVISION	NOTES
June 2021	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. nFBGA Package 36 Pin (ZEC) Top View

Table 5-1. Pin Functions

	PIN	1/0	DESCRIPTION
NAME	NO.	- 1/O	DESCRIPTION
CLKAN	F3	I/O	Differential I/O
CLKAP	F4	I/O	Differential I/O
CLKBN	F1	I/O	Differential I/O
CLKBP	F2	I/O	Differential I/O
CLKN	F5	I/O	Differential I/O
CLKP	F6	I/O	Differential I/O
D1N	E5	I/O	Differential I/O
D1P	E6	I/O	Differential I/O
D2N	D5	I/O	Differential I/O
D2P	D6	I/O	Differential I/O
D3N	C5	I/O	Differential I/O
D3P	C6	I/O	Differential I/O
D4N	B5	I/O	Differential I/O
D4P	В6	I/O	Differential I/O
DA1N	E3	I/O	Differential I/O
DA1P	E4	I/O	Differential I/O
DA2N	D3	I/O	Differential I/O
DA2P	D4	I/O	Differential I/O
DA3N	В3	I/O	Differential I/O
DA3P	B4	I/O	Differential I/O
DA4N	A3	I/O	Differential I/O
DA4P	A4	I/O	Differential I/O



Table 5-1. Pin Functions (continued)

P	IN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DB1N	E1	I/O	Differential I/O
DB1P	E2	I/O	Differential I/O
DB2N	D1	I/O	Differential I/O
DB2P	D2	I/O	Differential I/O
DB3N	C1	I/O	Differential I/O
DB3P	C2	I/O	Differential I/O
DB4N	B1	I/O	Differential I/O
DB4P	B2	I/O	Differential I/O
GND	A2	Р	Device Ground
NC	C3	_	No internal connection
NC	C4	_	No internal connection
ŌĒ	A5	I	Output enable (active low), has internal pull-down resistor
SEL	A6	I	Channel select, has internal pull-down resistor
VDD	A1	Р	Power supply input



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{DD}	Supply Voltage	-0.5	6	V
V _{SW}	Switch signal voltage (CLKP/N, CLKAP/N, CLKBP/N, DxP/N, DAxP/N, DBxP/N)	-0.5	4	V
V _{SEL} , V _{OE}	Logic control input pin voltage (SEL, OE)	-0.5	6	V
T _J	Junction temperature	-65	125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±6000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{DD}	Supply Voltage	1.5	5.5	V
V _{SW}	Switch signal voltage (CLKP/N, CLKAP/N, CLKBP/N, DxP/N, DAxP/N, DBxP/N)	0	3.6	V
$V_{(SEL)} \ V_{(\overline{OE})}$	Logic control input pin voltage	0	5.5	V
I _S or I _D (CONT)	Continuous current through switch	-35 ⁽¹⁾	35 ⁽¹⁾	mA
T _A	Operating ambient temperature	-40	85	°C

⁽¹⁾ At $T_J = 85^{\circ}C$

6.4 Thermal Information

		TMUX646	
	THERMAL METRIC ⁽¹⁾	ZEC (nFBGA)	UNIT
		36 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	111.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	49.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	54.7	°C/W



6.4 Thermal Information (continued)

		TMUX646	
	THERMAL METRIC ⁽¹⁾	ZEC (nFBGA)	UNIT
		36 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPP	PLY					
I _{DD}	VDD active supply current	V _{DD} = 1.5 V to 5.5 V OE = 0 V SEL = 0 V or 5.5 V Dn, CLKn = 0 V		30	55	μΑ
I _{DD_PD}	Power-down supply current	V _{DD} = 1.5 V to 5.5 V OE = V _{DD} SEL = 0 V or 5.5 V Dn, CLKn = 0 V		0.1	1	μΑ
ΔΙ	Increase in supply current per	V _{DD} = 2.5 V OE = 1.8 V SEL = 0 V or V _{DD} Dn, CLKn = 0 V		1.3		μΑ
Δl _{DD}	logic pin at 1.8 V	V _{DD} = 5 V OE = 1.8 V SEL = 0 V or V _{DD} Dn, CLKn = 0 V		2.5		μA
DC CHARACT	ERISTICS					
R _{ON_HS}	On-state resistance	V_{DD} = 1.5 V to 5.5 V \overline{OE} = 0 V, SEL = 0 V or V_{DD} , Dn, CLKn = -8 mA, 0.2 V DAn, DBn, CLKAn, CLKBn = 0.2 V, -8 mA		6	9	Ω
R _{ON_LP}	On-state resistance	V_{DD} = 1.5 V to 5.5 V $\overline{\text{OE}}$ = 0 V, SEL = 0 V or V_{DD} , Dn, CLKn = -8 mA, 1.2 V DAn, DBn , CLKAn, CLKBn = 1.2 V, -8 mA		6	10	Ω
R _{ON_flat_} HS	On-state resistance flatness	V _{DD} = 1.5 V to 5.5 V OE = 0 V, SEL = 0 V or V _{DD} , Dn, CLKn = -8 mA, 0 V to 0.3 V DAn, DBn, CLKAn, CLKBn = 0 V to 0.3 V, -8 mA		0.1		Ω
R _{ON_flat_LP}	On-state resistance flatness	$\begin{array}{l} V_{DD} = 1.5 \ V \ to \ 5.5 \ V \\ \hline OE = 0 \ V, \ SEL = 0 \ V \ or \ V_{DD} \ , \\ Dn, \ CLKn = -8 \ mA, \ 0 \ V \ to \ 1.3 \ V \\ DAn, \ DBn, \ CLKAn, \ CLKBn = 0 \ V \ to \ 1.3 \ V, \ -8 \\ mA \end{array}$		0.9		Ω
D _{RON_HS}	On-state resistance match between + and – paths	V _{DD} = 1.5 V to 5.5 V OE = 0 V, SEL = 0 V or V _{DD} , Dn, CLKn = -8 mA, 0.2 V DAn, DBn, CLKAn, CLKBn = 0.2 V, -8 mA		0.1		Ω
D _{RON_LP}	On-state resistance match between + and – paths	V_{DD} = 1.5 V to 5.5 V \overline{OE} = 0 V, SEL = 0 V or V_{DD} , Dn, CLKn = -8 mA, 1.3 V DAn, DBn, CLKAn, CLKBn = 1.3 V, -8 mA		0.1		Ω

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{OFF}	Switch off leakage current	V _{DD} = 1.5 V to 5.5 V OE = 0 V or 5.5 V SEL = 0 V or 5.5 V Dn, CLKn = 0 V to 1.3 V DAn, DBn, CLKAn, CLKBn = 0 V to 1.3 V	-0.5		0.5	μА
I _{OFF_3_6}	Switch off leakage current	VDD = 0 V, 1.5 V, 1.65 V, 3.3 V, 5.5 V OE = 0 V or 5.5 V SEL= 0 V or 5.5 V DX,CLKX = 3.6 V DAX,DBx,CLKAX,CLKBX = 3.6 V	-10		10	μА
I _{ON}	Switch on leakage current	V _{DD} = 1.5 V to 5.5 V OE = 0 V SEL = 0 V or 5.5 V Dn, CLKn = 0 V to 1.3 V DAn, DBn, CLKAn, CLKBn = 0 V to 1.3 V	-0.5		0.5	μA
l _{ON_3_6}	Switch on leakage current	VDD = 1.5 V to 5.5 V OE = 0 V SEL= 0 V or 5.5 V DX, CLKX = 3.6 V DAX ,DBx, CLKAX, CLKBX = 3.6 V	-50		50	μA
DYNAMIC CH	IARACTERISTICS					
tswiтсн	Switching time SEL to output	V_{DD} = 1.5 V to 5.5 V $\overline{\text{OE}}$ = 0 V $\overline{\text{Dn}}$, CLKn = 1.2 V $\overline{\text{DAn}}$, DBn, CLKAn, CLKBn: $\overline{\text{R}}_{\text{L}}$ = 50 Ω , $\overline{\text{C}}_{\text{L}}$ = 15pF			1.5	μs
t _{on_ōe}	Turnon time from $\overline{\sf OE}$ to output	V_{DD} = 1.5 V to 5.5 V Dn, CLKn = 1.2 V DAn, DBn, CLKAn, CLKBn: R_L = 50 Ω , C_L = 15 pF		50	300	μs
t _{off_ōe}	Turnoff time from \overline{OE} to output	V_{DD} = 1.5 V to 5.5 V Dn, CLKn = 1.2 V DAn, DBn, CLKAn, CLKBn: R_L = 50 Ω , C_L = 15 pF		0.5	1	μs
f _{SEL_MAX}	Maximum toggling frequency for the SEL line	V_{DD} = 1.5 V to 5.5 V Dn, CLKn = 1.2 V DAn, DBn, CLKAn, CLKBn: R_L = 50 Ω , C_L = 2 pF			100	kHz
t _{on_vdd}	Turnon time from VDD to output	V_{DD} = 0 V to 5.5 V V_{DD} ramp rate = 1 μs Dn, CLKn = 1.2 V DAn, DBn, CLKAn, CLKBn: R_L = 50 Ω , C_L = 15 pF		50	300	μs
t _{OFF_VDD}	Turnoff time from VDD to output	V_{DD} = 5 V to 0 V Dn, CLKn = 1.2 V DAn, DBn, CLKAn, CLKBn: R_L = 50 Ω , C_L = 15 pF		0.5	1	ms
t _{MIN_OE}	Minimum pulse width for $\overline{\text{OE}}$	V_{DD} = 1.5 V to 5.5 V Dn, CLKn = 1.2 V DAn, DBn, CLKAn, CLKBn: R_L = 50 Ω , C_L = 2 pF	500			ns
t _{BBM}	Break before make time	V_{DD} = 1.5 V to 5.5 V \overline{OE} = 0 V Dn, CLKn = R _L = 50 Ω , C _L = 15 pF DAn, DBn, CLKAn, CLKBn: 1.2 V	50			ns



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t _{SKEW}	Intrapair skew (opposite transitions of same output)	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ &\overline{\text{OE}} = 0 \text{ V} \\ &\text{Dn, CLKn} = 0.3 \text{ V} \\ &\text{DnX, DBn, CLKAn, CLKBn:} \\ &R_L = 50 \ \Omega, \ C_L = 5 \text{ pF} \end{split}$	1		ps
t _{SKEW}	Interpair Skew (Channel-to-Channel Skew)	V_{DD} = 1.5 V to 5.5 V $\overline{\text{OE}}$ = 0 V $\overline{\text{Dn}}$, CLKn = 0.3 V $\overline{\text{DAn}}$, DBn, CLKAn, CLKBn: R_{L} = 50 Ω , C_{L} = 5 pF	4		ps
t _{PD}	Propagation delay with 100 ps rise time	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ \hline &OE = 0 \text{ V} \\ &Dn, \text{ CLKn} = 1.2 \text{ V} \\ &DAn, \text{ DBn, CLKAn, CLKBn:} \\ &R_L = 50 \ \Omega, \ C_L = 5 \text{ pF} \\ &t_{RISE} = 100 \text{ ps} \end{split}$	40		ps
O _{ISO}	Differential off isolation	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ &\overline{\text{OE}} = 0 \text{ V, V}_{DD} \\ &\text{SEL} = 0 \text{ V, V}_{DD} \\ &\text{Dn, CLKn, DAn, DBn, CLKAn, CLKBn:} \\ &R_S = 50 \Omega, R_L = 50 \Omega, C_L = 5 \text{ pF} \\ &V_{SW} = 200 \text{ mVpp (differential)} \\ &f = 1250 \text{ MHz} \end{split}$	-20		dB
X _{TALK}	Differential channel to channel crosstalk	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ &\overline{\text{OE}} = 0 \text{ V, } V_{DD} \\ &\text{SEL} = 0 \text{ V, } V_{DD} \\ &\text{Dn, CLKn, DAn, DBn, CLKAn, CLKBn:} \\ &R_S = 50 \Omega, R_L = 50 \Omega, C_L = 5 \text{ pF} \\ &V_{SW} = 200 \text{ mVpp (differential)} \\ &f = 1250 \text{ MHz} \end{split}$	-40		dB
BW	Differential Bandwidth	$\begin{aligned} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ &\overline{\text{OE}} = 0 \text{ V} \\ &\text{SEL} = 0 \text{ V, V}_{DD} \\ &\text{Dn, CLKn, DAn, DBn, CLKAn, CLKBn:} \\ &V_{SW} = 200 \text{ mVpp (differential)} \\ &f = 1250 \text{ MHz} \end{aligned}$	6		GHz
I_{LOSS}	Insertion Loss	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ &\overline{\text{OE}} = 0 \text{ V} \\ &\text{SEL} = 0 \text{ V, V}_{DD} \\ &\text{Dn, CLKn, DAn, DBn, CLKAn, CLKBn:} \\ &R_S = 50 \Omega, R_L = 50 \Omega, C_L = 5 \text{ pF} \\ &V_{SW} = 200 \text{ mVpp (differential)} \\ &f = 100 \text{ kHz} \end{split}$	-0.65		dB
C _{OFF}	Off capacitance	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ &\overline{\text{OE}} = 0 \text{ V, V}_{DD} \\ &\text{SEL} = 0 \text{ V, V}_{DD} \\ &\text{Dn, CLKn, DAn, DBn, CLKAn, CLKBn} = 0 \text{ V,} \\ &0.2 \text{ V} \\ &\text{f} = 1250 \text{ MHz} \end{split}$	1.5		pF
C _{ON}	On capacitance	$\begin{split} &V_{DD} = 1.5 \text{ V to } 5.5 \text{ V} \\ \hline \text{OE} = 0 \text{ V} \\ \text{SEL} = 0 \text{ V, V}_{DD} \\ \text{Dn, CLKn, DAn, DBn, CLKAn, CLKBn} = 0 \text{ V,} \\ 0.2 \text{ V} \\ \text{f} = 1250 \text{ MHz} \end{split}$	1.5		pF
DIGITAL CH	ARACTERISTICS				
V _{IH}	Input logic high	SEL, OE	1	5.5	V
V_{IL}	Input logic low	SEL, OE	0	0.4	V
I _{IH}	Input high leakage current	SEL, OE	– 5	5	μΑ



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)


F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IL}	Input low leakage current	SEL, OE	- 5		5	μΑ
R _{PD}	Internal pull-down resistance on digital input pins	SEL, OE		6		МΩ
C _I	Digital Input capacitance	V _{SEL} = 0 V, 1.8 V or V _{DD} f = 1 MHz		5		pF

Copyright © 2022 Texas Instruments Incorporated



6.6 Typical Characteristics

At $T_A = 25^{\circ}C$ (unless otherwise noted).





6.6 Typical Characteristics (continued)

At $T_A = 25^{\circ}C$ (unless otherwise noted).




Figure 6-7. Supply Current vs Temperature




Figure 6-8. Supply Current vs Logic Voltage




Figure 6-9. Switching Time (t_{SWITCH}) vs Supply Voltage






Figure 6-10. Propagation Delay (t_{PD}) vs Supply Voltage









Figure 6-12. t_{OFF_VDD} vs Supply Voltage



6.6 Typical Characteristics (continued)

At $T_A = 25$ °C (unless otherwise noted).





7 Parameter Measurement Information




Figure 7-1. On Resistance




Figure 7-2. Off Leakage






Figure 7-3. On Leakage



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.
- B. C_L includes probe and jig capacitance.


Figure 7-4. t_{SWITCH} Timing





- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- B. C_L includes probe and jig capacitance.

Figure 7-5. t_{ON} and t_{OFF} Timing for \overline{OE}




Copyright © 2018, Texas Instruments Incorporated

Figure 7-6. Off Isolation

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated





Copyright © 2018, Texas Instruments Incorporated

Figure 7-7. Crosstalk



Copyright © 2017, Texas Instruments Incorporated

Figure 7-8. Bandwidth and Insertion Loss







Figure 7-9. t_{PD} , $t_{\text{SKEW(INTRA)}}$ and $t_{\text{SKEW(INTER)}}$ Setup

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated






- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r = 100 ps$, $t_f = 100 ps$.
- B. C_L includes probe and jig capacitance.

Figure 7-10. t_{PD}



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , t_{r} = 100 ps, t_{f} = 100 ps.
- B. C_L includes probe and jig capacitance.


Figure 7-11. t_{SKEW(INTRA)}



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r = 100 \text{ ps}$, $t_f = 100 \text{ ps}$.
- B. C_L includes probe and jig capacitance.
- C. t_{SKEW} is the maximum skew between all channels. The diagram exaggerates t_{SKEW} to show the measurement technique.

Figure 7-12. t_{SKEW(INTER)}





- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- B. C_L includes probe and jig capacitance.

Figure 7-13. t_{BBM}




8 Detailed Description

8.1 Overview

The TMUX646 is a high-speed 4 data lane 2:1 MIPI Switch. The device includes 10 channels (5 differential) with 4 differential data lanes and 1 differential clock lane for D-PHY, CSI or DSI. The clock and data lanes can be interchanged as necessary to facilitate the best layout possible for the application. The switch allows a single MIPI port to interface between two MIPI modules, expanding the number of potential MIPI devices that can be used within a system that is MIPI port limited.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated



8.3 Feature Description

8.3.1 1.2-V Logic Compatible Inputs

The TMUX646 has 1.2-V logic compatible control inputs. Regardless of the V_{DD} voltage, the 1.2-V logic level inputs allow the TMUX646 to interface with processors that have lower logic I/O rails and eliminates the need for an external voltage translator, which saves both space and BOM cost. For more information on 1.2 V and 1.8 V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

8.3.2 Bidirectional Operation

The TMUX646 conducts equally well from A to COM, B to COM, COM to A, or COM to B. Each channel has very similar characteristics in both directions and supports analog and digital signals.

8.3.3 Powered-Off Protection

When the TMUX646 is powered off ($V_{DD} = 0$ V) the I/Os and digital logic pins of the device remains in a high impedance state. The crosstalk, off-isolation, and leakage will remain within the electrical specifications. This prevents errant voltages from reaching the rest of the system and maintains isolation when the system is powering up:

Figure 8-1 shows an example system containing a switch without powered-off protection with the following system level scenario.

- 1. Subsystem A powers up and starts sending information to Subsystem B that remains unpowered.
- The I/O voltage back powers the supply rail in Subsystem B.
- The digital logic is back powered and turns on the switch. The signal is transmitted to Subsystem B before it is powered and damages it.




Figure 8-1. System Without Powered-Off Protection

With powered-off protection, the switch prevents back powering the supply and the switch remains high-impedance. Subsystem B remains protected.




Figure 8-2. System With Powered-Off Protection

Submit Document Feedback

This features has the following system level benefits:

- · Protects the system from damage.
- · Prevents data from being transmitted unintentionally.
- Eliminates the need for power sequencing solutions, reducing BOM count and cost, simplifying system design, and improving reliability.

8.3.4 Low Power Disable Mode

The TMUX646 has a low power mode that places all the signal paths in a high impedance state and lowers the current consumption while the device is not in use. To put the device in low power mode and disable the switch, the output enable pin \overline{OE} must be supplied with a logic high signal.

8.4 Device Functional Modes

8.4.1 Pin Functions

The SEL and \overline{OE} pins have a weak 6-M Ω pull-down to prevent floating input logic.

Table 8-1. Function Table

ŌĒ	SEL	Function		
Н	X	I/O pins High-Impedance		
		CLK(P/N) = CLKA(P/N)		
_	_	Dn(P/N) = DAn(P/N)		
	Ц	CLK(P/N) = CLKB(P/N)		
_	П	Dn(P/N) = DBn(P/N)		

8.4.2 Low Power Disable Mode

While the output enable pin \overline{OE} is supplied with a logic high, the device remains in the low power disabled state. This reduces the current consumption substantially and the switches are high impedance. The SEL pin is ignored while the \overline{OE} remains high. Upon exiting low power mode, the switch status reflects the SEL pin as seen in Table 8-1.

8.4.3 Switch Enabled Mode

While the output enable pin $\overline{\text{OE}}$ is supplied with a logic low, the device remains in switch enabled mode.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMUX646 is a 2:1, 10 channel MIPI switch designed to facilitate multiple MIPI compliant devices to connect to a single CSI/DSI, C-PHY/D-PHY module.

9.2 Typical Application

Figure 9-1 represents a typical application of the TMUX646 MIPI switch. The TMUX646 is used to switch signals between multiple MIPI modules and a single MIPI port on a processor. This expands the capabilities of a single port to handle multiple MIPI modules.




Figure 9-1. Typical D-PHY Application

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated






Figure 9-2. Typical C-PHY Application

9.2.1 Design Requirements

Design requirements of the MIPI standard must be followed. Supply pin decoupling capacitors of 2.2 μ F and 100 nF are recommended for best performance. The TMUX646 has internal 6-M Ω pulldown resistors on SEL and $\overline{\text{OE}}$. The pulldown on these pins ensure that the digital remains in a non-floating state during system power-up to prevent shoot through current spikes and an unknown switch status. By default the switch will power up enabled and with the A path selected until driven externally by the processor.

9.2.2 Detailed Design Procedure

The TMUX646 can be properly operated without any external components. However, TI recommends that unused I/O signal pins be connected to ground through a 50 Ω resistor to prevent signal reflections and maintain device performance. The NC pins of the device do not require any external connections or terminations and have no connection to the rest of the device internally.

The clock and data lanes can be interchanged as necessary to facilitate the best layout possible for the application. For example, the clock can be placed on the D1 channel and a data lane can be used on the CLK channel if this improves the layout. In addition, the signal lines of the TMUX646 are routed single ended on the chip die. This makes the device suitable for differential and single-ended high-speed systems.

9.2.2.1 MIPI D-PHY Application

The clock and data lanes can be interchanged as necessary to facilitate the best layout possible for the application. In addition, the signal lines of the TMUX646 are routed single ended on the chip die. This makes the device suitable for differential and single-ended high-speed systems. This also allows the positive and negative lines to be interchanged as necessary to facilitate the best layout possible for the application.

D-PHY application includes a differential clock and 4 differential data lanes. All the channels of the device perform similar and the clock or data signals can be interchanged as necessary to facilitate the best layout possible for the application.






Figure 9-3. MIPI D-PHY Example Pinout



9.2.2.2 MIPI C-PHY Application

The clock and data lanes can be interchanged as necessary to facilitate the best layout possible for the application. In addition, the signal lines of the TMUX646 are routed single ended on the chip die. This makes the device suitable for differential and single-ended high-speed systems. This also allows the positive and negative lines to be interchanged as necessary to facilitate the best layout possible for the application.

C-PHY application includes 3 trios of signals, which may be routed on any channel, which means there will be one unused channel on the TMUX646. TI recommends that the unused I/O signal pin be connected to ground through a 50 Ω resistor to prevent signal reflections and maintain device performance.






Figure 9-4. MIPI C-PHY Example Pinout



9.2.3 Application Curves




Figure 9-5. 4.5 Gbps Through Path (500-mV_{pp})




Figure 9-6. 4.5 Gbps with TMUX646 (500-mV_{pp})




Figure 9-7. 6 Gbps Through Path (200-mV_{pp})




Figure 9-8. 6 Gbps with TMUX646 (200-mV_{pp})

10 Power Supply Recommendations

When the TMUX646 is powered off (V_{DD} = 0 V), the I/Os of the device remains in a high-Z state. The crosstalk, off-isolation, and leakage remain within the electrical characteristics *Section 6*. Power to the device is supplied through the VDD pin. Decoupling capacitors of 100 nF and 2.2 µF are recommended on the supply.



11 Layout

11.1 Layout Guidelines

Place the supply de-coupling capacitors as close to the VDD and GND pin as possible. The spacing between the power traces, supply and ground, and the signal I/O lines, clock and data, should be a minimum of three times the race width of the signal I/O lines to maintain signal integrity.

The characteristic impedance of one or more traces must match that of the receiver and transmitter to maintain signal integrity. Route the high-speed traces using a minimum amount of vias and corners. This will reduce the amount of impedance changes.

When it becomes necessary to make the traces turn 90°, use two 45° turns or an arc instead of making a single 90° turn.

Do not route high-speed traces near crystals, oscillators, external clock signals, switching regulators, mounting holes or magnetic devices.

Avoid stubs on the signal lines.

All I/O signal traces should be routed over a continuous ground plane with no interruptions. The minimum width from the edge of the trace to any break in the ground plane must be 3 times the trace width. When routing on PCB inner signal layers, the high speed traces should be between two ground planes and maintain characteristic impedance.

High speed signal traces must be length matched as much as possible to minimize skew between data and clock lines.

11.2 Layout Example




Figure 11-1. Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

See the following for related documenation:

- Texas Instruments, 1.8 V Logic for Muxes and Signal Switches application brief
- Texas Instruments, High-Speed Interface Layout Guidelines application report
- Texas Instruments, High-Speed Layout Guidelines application report
- Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, *nFBGA Packaging* application report
- Texas Instruments, Small Body nFBGA Packages application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 24-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUX646NZECR	Active	Production	NFBGA (ZEC) 36	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	T646
TMUX646NZECR.A	Active	Production	NFBGA (ZEC) 36	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	T646
TMUX646NZECR.B	Active	Production	NFBGA (ZEC) 36	2500 LARGE T&R	-	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	T646
TMUX646ZECR	Active	Production	NFBGA (ZEC) 36	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	T646
TMUX646ZECR.A	Active	Production	NFBGA (ZEC) 36	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	T646
TMUX646ZECR.B	Active	Production	NFBGA (ZEC) 36	2500 LARGE T&R	-	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	T646

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Mar-2023

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX646NZECR	NFBGA	ZEC	36	2500	330.0	8.4	2.62	2.62	0.78	4.0	8.0	Q1
TMUX646ZECR	NFBGA	ZEC	36	2500	330.0	12.4	2.8	2.8	0.8	8.0	12.0	Q1


www.ti.com 22-Mar-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX646NZECR	NFBGA	ZEC	36	2500	338.1	338.1	20.6
TMUX646ZECR	NFBGA	ZEC	36	2500	336.6	336.6	31.8

PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated