

Technical documentation



Support & training



TMUX131 SCDS472 – AUGUST 2023

# TMUX131 4-V, Low-Capacitance, 3:1 2-Channel Multiplexer

## 1 Features

- Compatible with high-speed I<sup>3</sup>C signals
- V<sub>DD</sub> range: 2.5 V to 4.3 V
- High performance switch characteristics:
  - Bandwidth (–3 dB): 6.5 GHz
  - R<sub>ON</sub> (typical): 5.5 Ω
  - C<sub>ON</sub> (typical): 1.3 pF
- Current consumption: 28 µA (typical)
- Integrated pull down resistor on logic pins
- Special features:
  - I<sub>OFF</sub> protection prevents current leakage in powered-down state (V<sub>DD</sub> = 0 V)
  - 1.8-V compatible control inputs (SEL)
  - Overvoltage tolerance (OVT) on all I/O pins up to 5.5 V without external components
- ESD performance:
  - 2-kV Human-Body Model (A114B, Class II)
  - 1-kV Charged-Device Model (C101)
- Package:
  - 12-Pin VQFN package (1.8-mm × 1.8-mm, 0.5-mm pitch)

# 2 Applications

- I<sup>3</sup>C (SenseWire)
- I<sup>3</sup>C and I<sup>2</sup>C peripheral switching
- Servers
- Handset: smart phone
- Notebook PC
- Tablet: multimedia
- Electronic point-of-sale
- Field instrumentation
- Portable monitor

# **3 Description**

The TMUX131 device is a high performance bidirectional 2-channel, 3:1 multiplexer that supports both differential and single ended signals. The TMUX131 is an analog passive multiplexer which features power-off protection forcing all I/O pins to be in high-impedance mode when power is not present on the VDD pin. The select pins of the TMUX131 are compatible with 1.8 V and 3.3 V control logic, allowing them to be directly interfaced with the general purpose I/O (GPIO) from low voltage processors. This, along with the low on-resistance and low oncapacitance of the device, make the TMUX131 an excellent device for supporting switching a wide range of analog signals and digital communication protocol standards, including high-speed standards such as I<sup>3</sup>C.


The TMUX131 comes in a small 12-pin VQFN package with only 1.8 mm × 1.8 mm in size, which makes it useful when PCB area is limited.

#### **Package Information**

i actuago internation					
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>			
TMUX131	RMG (VQFN, 12)	1.8 mm × 1.8 mm			

 For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



### Switch Diagram



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	4
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	4
6.5 Electrical Characteristics	5
6.6 Dynamic Characteristics	<mark>5</mark>
6.7 Typical Characteristics	6
7 Detailed Description	9
7.1 Overview	9
7.2 Functional Block Diagram	9

7.3 Feature Description	9
7.4 Device Functional Modes	
8 Application and Implementation	10
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates.	
9.3 Support Resources	
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	
9.6 Glossary	
10 Mechanical, Packaging, and Orderable	
Information	. 14

# **4 Revision History**

DATE	REVISION	NOTES
August 2023	*	Initial Release



# **5** Pin Configuration and Functions




Figure 5-1. RMG Package, 12-Pin VQFN (Top View)




Figure 5-2. RMG Package, 12-Pin VQFN (Bottom View)

	PIN		DESCRIPTION
NAME	NO.	ITPE''	DESCRIPTION
SEL0	1	I	Switch logic control. Controls the switch connects as provided in Table 7-1
SEL1	2	I	Switch logic control. Controls the switch connects as provided in Table 7-1
S1B	3	I/O	Source pin 1B. Can be an input or output.
S2B	4	I/O	Source pin 2B. Can be an input or output.
S1C	5	I/O	Source pin 1C. Can be an input or output.
S2C	6	I/O	Source pin 2C. Can be an input or output.
S1A	7	I/O	Source pin 1A. Can be an input or output.
S2A	8	I/O	Source pin 2A. Can be an input or output.
GND	9	G	Ground
D2	10	I/O	Drain pin 2. Can be an input or output.
D1	11	I/O	Drain pin 1. Can be an input or output.
VDD	12	Р	Power Supply

Table 5-1. Pin Functions

(1) G = Ground, I = Input, O = Output, P = Power



# 6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage <sup>(3)</sup>	-0.3	5.5	V
V <sub>S/D</sub>	Input/Output DC voltage <sup>(3)</sup>	-0.3	5.5	V
Ι <sub>Κ</sub>	Input/Output port diode current ( $V_{S/D} < 0$ )	-50		mA
VI	Digital input voltage (SEL0, SEL1)	-0.3	5.5	
I <sub>IK</sub>	Digital logic input clamp current $(V_1 < 0)^{(3)}$	-50		mA
I <sub>I/O</sub>	Continuous switch DC output current		60	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

# 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V <sub>(E</sub>	SD) Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	2.5	4.3	V
V <sub>S/D</sub> ,	Analog voltage	0	3.6	V
V <sub>SEL</sub>	Digital input voltage (SEL0, SEL1)	0	$V_{DD}$	V
T <sub>RAMP (VDD)</sub>	Power supply ramp time requirement (VDD)	100	1000	μs/V
I <sub>S/D, PEAK</sub>	Peak switch DC output current (1-ms duration pulse at <10% duty cycle)		150	mA
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RMG (VQFN)	UNIT
		12 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	160.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	95.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	91.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	91.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## **6.5 Electrical Characteristics**

 $T_A = -40^{\circ}$ C to 85°C, typical values are at  $V_{DD} = 3.3$  V and  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>ON</sub>	ON-state resistance	$V_{DD}$ = 2.5 V, $V_{S}$ = 1.5V, $I_{ON}$ = -8 mA (see Figure 7-1)		5.5	7	Ω
ΔR <sub>ON</sub>	ON-state resistance match between channels	$V_{DD}$ = 2.5 V, $V_{S}$ = 1.5 V, $I_{ON}$ = -8 mA		0.1		Ω
R <sub>ON (FLAT)</sub>	ON-state resistance flatness	$V_{DD}$ = 2.5 V, $V_{S}$ = 1.5 V to 3.3 V, $I_{ON}$ = –8 mA		1		Ω
I <sub>OZ</sub>	OFF leakage current	$V_{DD}$ = 4.3 V, Switch OFF, $V_S$ = 1.5 V to 3.3 V, $V_D$ = 0 V (see Figure 7-2)	-2		2	μA
I <sub>OFF</sub>	Power-off leakage current	$V_{DD}$ = 0 V, Power off, $V_{S}$ = 1.5 V to 3.3 V, $V_{D}$ = NC	-10		10	μA
I <sub>ON</sub>	ON leakage current	$V_{DD}$ = 4.3 V, Switch ON, $V_{S}$ = 1.5 V to 3.3 V, $V_{D}$ = NC	-2		2	μA
DIGITAL CO	ONTROL INPUTS (SEL)					
V <sub>IH</sub>	Input logic high	V <sub>DD</sub> = 2.5 V to 4.3 V	1.3			V
V <sub>IL</sub>	Input logic low	V <sub>DD</sub> = 2.5 V to 4.3 V			0.6	V
I <sub>IN</sub>	Input leakage current	$V_{DD}$ = 4.3 V, $V_{S/D}$ = 0 V to 3.6 V, $V_{SEL}$ = 0 V to 4.3 V	-10		10	μA


# 6.6 Dynamic Characteristics


$T_A = -40^{\circ}$ C to 85°C, Typical values are at $V_{DD} = 3.3$ V, $T_A = 25^{\circ}$ C (unless otherwise
---

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd</sub>	Propagation delay	$R_L$ = 50 Ω, CL = 5 pF, V <sub>DD</sub> = 2.5 V to 4.3 V, V <sub>S</sub> = 0.4 V or 3.3 V		50		ps
t <sub>TRAN</sub>	Switching time from control input	$R_L$ = 50 Ω, CL = 5 pF, V <sub>DD</sub> = 2.5 V to 4.3 V, V <sub>S</sub> = 0.4 V or 3.3 V			400	ns
t <sub>ON</sub>	Switch turnon time (from disabled to active mode)	$R_L$ = 50 Ω, CL = 5 pF, V <sub>DD</sub> = 2.5 V to 4.3 V, V <sub>S</sub> = 0.4 V or 3.3 V			100	μs
t <sub>OFF</sub>	Switch turnoff time (from active to disabled mode)	$R_L$ = 50 Ω, CL = 5 pF, V <sub>DD</sub> = 2.5 V to 4.3 V, V <sub>S</sub> = 0.4 V or 3.3 V			100	μs
C <sub>S(ON)</sub> C <sub>D(ON)</sub>	ON capacitance	$V_{DD}$ = 3.3 V, $V_{S}$ = 0 V or 3.3 V, f = 240 MHz, Switch ON		1.3		pF
C <sub>S(OFF)</sub>	OFF capacitance	$V_{DD}$ = 3.3 V, $V_{S}$ = 0 V or 3.3 V, f = 240 MHz, Switch OFF		1		pF
CI	Digital input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>I</sub> = 0 V or 2 V		2.2		pF
O <sub>ISO</sub>	Differential OFF isolation	$V_{S}$ = -10 dBm, $V_{DC\_BIAS}$ = 2.4 V, RT = 50 $\Omega$ , f = 240 MHz (see Figure 7-3), Switch OFF		-38		dB
X <sub>TALK</sub>	Channel-to-Channel Crosstalk	$V_{S}$ = -10 dBm, $V_{DC\_BIAS}$ = 0.2 V, RT = 50 $\Omega$ , f = 240 MHz (see Figure 7-4), Switch ON		-38		dB
BW	–3-dB bandwidth	$V_{DD}$ = 2.5 V to 4.3 V, R <sub>L</sub> = 50 $\Omega$ (see Figure 7-5), Switch ON		6.5		GHz
SUPPLY		·				
V <sub>DD</sub>	Power supply voltage		2.5		4.3	V
I <sub>DD</sub>	Positive supply current	$V_{DD}$ = 4.3 V, $V_{IN}$ = $V_{DD}$ or GND, $V_{S}$ = 0 V, Switch ON or OFF		28	40	μA




# 6.7 Typical Characteristics








## **Parameter Measurement Information**









Figure 7-2. OFF Leakage Current (I<sub>OZ</sub>)










Figure 7-4. Crosstalk (Xtalk)




Figure 7-5. Differential Bandwidth (BW)




# 7 Detailed Description

## 7.1 Overview

The TMUX131 device is an analog passive 2 channel, 3:1 multiplexer that can work for any low-speed, high-speed, differential or single ended signals. Excellent low capacitance characteristics of the device allow signal switching with minimal attenuation and very little added jitter. The signals must be within the allowable voltage range of 0 to 3.6 V.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 I<sub>OFF</sub> Protection

 $I_{OFF}$  protection percents current leakage through the device when  $V_{DD}$  = 0 V This allows signals to be present on the source and drain pins before the device is powered up without damaging the device or system.

#### 7.3.2 1.8-V Compatible Logic

The TMUX131 device supports 1.8-V logic irrespective to the supply voltage applied to the IC.

### 7.3.3 Overvoltage Tolerant (OVT)

The source and drain pins of the device can support signals up to 5.5 V without damaging the device. This protects the TMUX131 in case of an overvoltage fault event with no extra components needed.

#### 7.3.4 Integrated Pull-Down Resistors

The TMUX131 has internal weak pull-down resistors (6 M $\Omega$ ) to GND so that the logic pins are not left floating. This feature integrates up to two external components and reduces system size and cost.

### 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the TMUX131.

SEL1	SEL0	SWITCH STATUS							
Low	Low	D1/D2 connected to S1B/S2B							
Low	High	D1/D2 connected to S1C/S2C							
High	Low	D1/D2 connected to S1A/S2A							
High	High	All switches in High-Z							

Table 7-1. Function Table



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 8.1 Application Information

The TMUX131 is a passive, bidirectional, 2-channel 1:3 switch, which makes it versatile for many high speed 1:3 switching applications. This device can be used for general protocol switching applications such as I<sup>3</sup>C, I<sup>2</sup>C, UART, LVDS, and other analog signal applications.

### 8.2 Typical Application

#### 8.2.1 Signal Expansion (I<sup>3</sup>C and I<sup>2</sup>C)

There are many applications in which microprocessors or controllers have a limited number of I/Os. The TMUX131 solution can effectively expand the limited I/Os by switching between multiple buses to interface them to a single microprocessor or controller. A common application where the TMUX131 is used as a I<sup>3</sup>C 1:3 multiplexer. In this application, the TMUX131 is used to route communicating between different peripherals from a single controller or driver within a server, as shown in Figure 8-1. The high bandwidth of the TMUX131 will preserve signal integrity at even the fastest communication protocols that may be used in server applications, such as I<sup>3</sup>C. Also, because I<sup>3</sup>C is backwards compatible, any of the peripherals can also be I<sup>2</sup>C, and the TMUX131 will still support it.







#### 8.2.2 Design Requirements

The TMUX131 supports I<sup>3</sup>C standard by maintaining signal integrity through the switch. Table 8-1 details how the TMUX131 specifications make this device optimal for switching I<sup>3</sup>C signals.

	Table 8-1. I MUX131 I'C Compatibility								
	I <sup>3</sup> C Requirements	TMUX131							
Voltage	1.0 V, 1.2 V, 1.8 V, and 3.3 V	0-3.6 V							
Frequency	Up to 12.5 MHz	6.5 GHz Bandwidth							
Capacitance	50 pF maximum bus capacitance	< 2 pF On or Off Capacitance							


Table 8-1. TMUX131 I <sup>3</sup> C Compatibility	Table 8-1.	<b>TMUX131</b>	I <sup>3</sup> C Co	mpatibility	
---	------------	----------------	---------------------	-------------	--

#### 8.2.3 Detailed Design Procedure

The TMUX131 can operate properly without any external components. However, TI recommends to connect unused signal I/O pins to ground through a 50- $\Omega$  resistor to prevent signal reflections back into the device.

#### 8.2.4 Application Curves

Figure 8-2 shows TMUX131 bandwidth. This bandwidth can easily support the maximum data rate of the I<sup>3</sup>C standard. A combination of low on-resistance, low capacitance, and low added jitter from the device allows it to be used for I<sup>3</sup>C.





### 8.3 Power Supply Recommendations

The TMUX131 does not require a power supply sequence. However, TI recommends to enable the device after VDD is stable and in specification. TI also recommends to place a bypass capacitor as close to the supply pin (VDD) as possible to help smooth out lower frequency noise and provide better load regulation across the frequency spectrum.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

Place supply bypass capacitors as close to VDD pin as possible and avoid placing the bypass capacitors near the high speed traces.

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. Doing this reduces reflections on the signal traces by minimizing impedance discontinuities. Avoid stubs on the high-speed signals because they cause signal reflections. Route all high-speed signal traces over continuous planes (VDD or GND) with no interruptions.

Due to high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 8-3.




Figure 8-3. Four-Layer Board Stack-Up

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

For high speed layout guidelines, refer to *High-Speed Layout Guidelines* application note.



#### 8.4.2 Layout Example




Figure 8-4. Layout Recommendation



# 9 Device and Documentation Support

### 9.1 Documentation Support

### 9.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, *High Speed Layout Guidelines* 

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TMUX131RMGR	Active	Production	WQFN (RMG)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ОН
TMUX131RMGR.A	Active	Production	WQFN (RMG)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ОН
TMUX131RMGR.B	Active	Production	WQFN (RMG)   12	3000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ОН

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX131RMGR	WQFN	RMG	12	3000	180.0	8.4	2.05	2.05	1.0	4.0	8.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX131RMGR	WQFN	RMG	12	3000	182.0	182.0	20.0


# **RMG0012A**



# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RMG0012A**

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RMG0012A**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated