

# TMUX13xxA 5V, Bidirectional 8:1, 1-Channel and 4:1, 2-Channel Current Injection **Controlled Multiplexers Optimized for High-Impedance Loads**

# 1 Features

- Section 8.3.6
- **Back-powering protection** No ESD diode path to V<sub>DD</sub>
- Wide supply range: 1.62V to 5.5V
- Low ON-capacitance
- **Bidirectional signal path**
- Optimized for high-impedance loads
- Rail-to-rail operation
- 1.8V logic compatible •
- ٠ Fail-safe logic
- Break-before-make switching •
- Short-to-battery protection for ON and OFF channels
- Functional safety-capable
  - Documentation available to aid functional safety system design
- TMUX1308A pin compatible with:
  - Industry standard 4051, 4851 and 1308 multiplexers
- TMUX1309A pin compatible with:
  - Industry standard 4052, 4852 and 1309 multiplexers

# 2 Applications

- Analog and digital multiplexing and demultiplexing
- Diagnostics and monitoring
- Data center switch
- Remote radio unit (RRU)
- Rack server
- **Electricity meter** ٠
- Appliances
- Air conditioner units
- **Multifunction printers**
- String inverter
- IP network camera
- **Currency counters**
- Off-highway vehicles control systems

# **3 Description**

The TMUX1308A and TMUX1309A are general purpose complementary metal-oxide semiconductor (CMOS) multiplexers (MUX). The TMUX1308A is an 8:1, 1-channel (single-ended) mux, while the TMUX1309A is a 4:1, 2-channel (differential) mux. The devices support bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from GND to V<sub>DD</sub>.

The TMUX13xxA devices have an internal injection current control feature, which eliminates the need for external diode and resistor networks (typically used to protect the switch and keep the input signals within the supply voltage.) The internal injection current control circuitry allows signals on disabled or enabled signal paths to exceed the supply voltage. Disabled channels with voltages above  $V_{DD}$  are prevented from affecting the signal of the enabled signal path. The TMUX13xxA devices do not have an internal diode path to the supply pin, which eliminates the risk of damaging components connected to the supply pin or providing unintended power to the supply rail.

All logic inputs have 1.8V logic compatible thresholds, allowing for both TTL and CMOS logic compatibility when operating with a valid supply voltage. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

#### Package Information

PART NUMBER	CONFIGURATION <sup>(1)</sup>	PACKAGE <sup>(2)</sup>	BODY SIZE (NOM) <sup>(3)</sup>					
		PW (TSSOP, 16)	5mm × 4.4mm					
TMUX1308A TMUX1309A	Channel 8:1 Channel 4:1	DYY (SOT-23- THIN, 16)	4.2mm × 2mm					
		BQB (WQFN, 16)	3.5mm × 2.5mm					


See the Device Comparison Table. (1)

For more information, see Section 12. (2)

The body size (length × width) is a nominal value and does (3) not include pins.







TMUX1308A and TMUX1309A Block Diagram



# **Table of Contents**

1	Features	1
2	Applications	1
3	Description	1
4	Device Comparison Table	4
5	Pin Configuration and Functions	4
6	Specifications	8
	6.1 Absolute Maximum Ratings	8
	6.2 ESD Ratings	
	6.3 Thermal Information: TMUX1308A	
	6.4 Thermal Information: TMUX1309A	9
	6.5 Recommended Operating Conditions	
	6.6 Electrical Characteristics1	0
	6.7 Logic and Dynamic Characteristics1	1
	6.8 Timing Characteristics1	
	6.9 Injection Current Coupling1	
	6.10 Typical Characteristics1	
7	Parameter Measurement Information1	
	7.1 On-Resistance1	
	7.2 Off-Leakage Current1	
	7.3 On-Leakage Current1	8
	7.4 Transition Time1	
	7.5 Break-Before-Make1	
	7.6 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub> 1	9
	7.7 Charge Injection	
	7.8 Off Isolation2	0


	7.9 Crosstalk	21
	7.10 Bandwidth	21
	7.11 Injection Current Control	22
8	Detailed Description	.23
	8.1 Overview	
	8.2 Functional Block Diagram	.23
	8.3 Feature Description	
	8.4 Device Functional Modes	
	8.5 Truth Tables	28
9	Application and Implementation	30
	9.1 Application Information	30
	9.2 Typical Application	
	9.3 Power Supply Recommendations	.33
	9.4 Layout	
1	0 Device and Documentation Support	.36
	10.1 Documentation Support	36
	10.2 Receiving Notification of Documentation Updates.	.36
	10.3 Support Resources	36
	10.4 Trademarks	.36
	10.5 Electrostatic Discharge Caution	.36
	10.6 Glossary	.36
1'	1 Revision History	36
1	2 Mechanical, Packaging, and Orderable	
	Information	36




## **4 Device Comparison Table**

PRODUCT	DESCRIPTION			
TMUX1308A	8:1, 1-channel, single-ended multiplexer			
TMUX1309A	4:1, 2-channel, differential multiplexer			

# **5** Pin Configuration and Functions








Figure 5-2. TMUX1308A: DYY Package, 16-Pin SOT-23-THIN (Top View)





Figure 5-3. TMUX1308A: BQB Package, 16-Pin WQFN (Top View)




#### Table 5-1. Pin Functions TMUX1308A

PIN		TYPE <sup>(1)</sup>	DESCRIPTION(2)					
NAME NO.			DESCRIPTION <sup>(2)</sup>					
S4	1	I/O	Source pin 4. Signal path can be an input or output.					
S6 2 I/O		I/O	Source pin 6. Signal path can be an input or output.					
D	3	I/O	Drain pin (common). Signal path can be an input or output.					
S7	4	I/O	Source pin 7. Signal path can be an input or output.					
S5	5	I/O	Source pin 5. Signal path can be an input or output.					
EN 6 I		I	Active low logic input. When this pin is high, all switches are turned off. When this pin is low, the A[2 address inputs determine which switch is turned on as listed in Section 8.5.					
N.C. 7 Not Connected		Not Connected	Not internally connected.					
GND	8	Р	Ground (0V) reference					
A2	9	I	Address line 2. Controls the switch configuration as listed in Section 8.5.					
A1	10	I	Address line 1. Controls the switch configuration as listed in Section 8.5.					
A0	11	I	Address line 0. Controls the switch configuration as listed in Section 8.5.					
S3	12	I/O	Source pin 3. Signal path can be an input or output.					
S0	13	I/O	Source pin 0. Signal path can be an input or output.					
S1	14	I/O	Source pin 1. Signal path can be an input or output.					
S2	15	I/O	Source pin 2. Signal path can be an input or output.					
VDD 16 P		Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu$ F to $10\mu$ F between V <sub>DD</sub> and GND.					
Thermal pad		_	Exposed thermal pad with conductive die attached. No requirement to solder this pad. If connected, then it should be left floating or tied to GND.					

I = input, O = output, I/O = input and output, P = power.
 For what to do with unused pins, refer to Section 8.4.





GND

ი

- -

Ł

Not to scale



#### Table 5-2. Pin Functions TMUX1309A

PIN		TYPE <sup>(1)</sup>						
NAME NO.		ITPE	DESCRIPTION <sup>(2)</sup>					
S0B	1	I/O	Source pin 0 of mux B. Can be an input or output.					
S2B 2 I/O		I/O	Source pin 2 of mux B. Can be an input or output.					
DB	3	I/O	Drain pin (Common) of mux B. Can be an input or output.					
S3B	4	I/O	Source pin 3 of mux B. Can be an input or output.					
S1B	5	I/O	Source pin 1 of mux B. Can be an input or output.					
EN 6		Active low logic input. When this pin is high, all switches are turned off. When this pin is low, t address inputs determine which switch is turned on.						
N.C.	7	Not Connected	Not internally connected.					
GND	8	Р	Ground (0V) reference					
A1	9	I	Address line 1. Controls the switch configuration as listed in Section 8.5.					
A0	10	I	Address line 0. Controls the switch configuration as listed in Section 8.5.					
S3A	11	I/O	Source pin 3 of mux A. Can be an input or output.					
S0A	12	I/O	Source pin 0 of mux A. Can be an input or output.					
DA	13	I/O	Drain pin (Common) of mux A. Can be an input or output.					
S1A	14	I/O	Source pin 1 of mux A. Can be an input or output.					
S2A	15	I/O	Source pin 2 of mux A. Can be an input or output.					
VDD 16 P		Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu$ F to $10\mu$ F between V <sub>DD</sub> and GND.					
Thermal pad		_	Exposed thermal pad with conductive die attached. No requirement to solder this pad. If connected, then it should be left floating or tied to GND.					

I = input, O = output, I/O = input and output, P = power.
 For what to do with unused pins, refer to Section 8.4.



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2) (3)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.5	6	
$V_{SEL}$ or $V_{EN}$	Logic control input pin voltage (EN, A0, A1, A2)	-0.5	6	V
$V_S$ or $V_D$	Source or drain voltage (Sx, D)	-0.5	V <sub>DD</sub> +1.0	
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (EN, A0, A1, A2)	-30	30	
I <sub>S</sub> or I <sub>D (CONT)</sub>	Continuous current through switch (Sx, D pins) –40°C to +85°C	-50	50	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Continuous current through switch (Sx, D pins) –40°C to +125°C	-25	25	IIIA
I <sub>GND</sub>	Continuous current through GND	-100	100	
P <sub>tot</sub>	Total power dissipation <sup>(4)</sup>	·	500	mW
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	U

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) For TSSOP package:  $P_{tot}$  derates linearily above  $T_A = 80^{\circ}C$  by 7.2mW/°C.

# 6.2 ESD Ratings

		VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



#### 6.3 Thermal Information: TMUX1308A

		TMUX1308						
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	DYY (SOT)	BQB (WQFN)	UNIT			
		PINS	PINS	PINS				
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	139	167.1	94.8	°C/W			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	77.2	106.3	92.6	°C/W			
R <sub>θJB</sub>	Junction-to-board thermal resistance	84.2	90.0	64.5	°C/W			
$\Psi_{JT}$	Junction-to-top characterization parameter	26.5	17.2	13.3	°C/W			
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	83.8	90.0	64.4	°C/W			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	42.7	°C/W			

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

#### 6.4 Thermal Information: TMUX1309A

		TMUX1309						
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	DYY (SOT)	BQB (WQFN)	UNIT			
		PINS	PINS	PINS	1			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance thermal information for TMUX1309	139	172.4	94.8	°C/W			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	77.2	107.0	92.6	°C/W			
R <sub>θJB</sub>	Junction-to-board thermal resistance	84.2	96.1	64.5	°C/W			
$\Psi_{JT}$	Junction-to-top characterization parameter	26.5	19.7	13.3	°C/W			
$\Psi_{JB}$	Junction-to-board characterization parameter	83.8	95.9	64.4	°C/W			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	42.7	°C/W			

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

# 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.62	5.5	V
$V_{S} \text{ or } V_{D}$	Signal path input/output voltage (source or drain pin) (Sx, D)	0	V <sub>DD</sub>	V
$V_{\text{SEL}}  \text{or}  V_{\text{EN}}$	Logic control input pin voltage (EN, A0, A1, A2)	0	5.5	V
$I_S \text{ or } I_D (CONT)$	Continuous current through switch (Sx, D pins) –40°C to +85°C	-50	50	mA
$I_S \text{ or } I_D (CONT)$	Continuous current through switch (Sx, D pins) –40°C to +125°C	-25	25	mA
I <sub>ОК</sub>	Current per input into source or drain pins when singal voltage exceeds recommended operating voltage <sup>(1)</sup>	-50	50	mA
I <sub>INJ</sub>	Injected current into single off switch input	-50	50	mA
I <sub>INJ_ALL</sub>	Total injected current into all off switch inputs combined	-100	100	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

 If source or drain voltage exceeds VDD, or goes below GND, the pin will be shunted to GND through an internal FET, the current must be limited within the specified value. If V<sub>signal</sub> > V<sub>DD</sub> or if V<sub>signal</sub> < GND.</li>



## 6.6 Electrical Characteristics

At specified  $V_{\text{DD}}\,\pm10\%$ 

Typical values measured at nominal  $V_{\text{DD}}$ 

			Operating free-air temperature (T <sub>A</sub> )											
PARAMETER		TEST CONDITIONS	V <sub>DD</sub>		25°C		<b>-40</b> °	C to 85°C		-40°	C to 12	5°C	UNIT	
				MIN	TYP	MAX	MIN	TYP M	AX	MIN	TYP	MAX		
ANALO	G SWITCH													
			1.8V		650	1500		17	00			1700		
-	On-state	$V_{\rm S}$ = 0V to $V_{\rm DD}$	2.5V		230	600		6	570			670	Ω	
R <sub>ON</sub>	switch resistance	I <sub>SD</sub> = 0.5mA	3.3V		120	330		3	50			370		
			5V		75	195		2	20			270		
	On-state		1.8V		10	38			45			45		
	switch resistance	$V_{\rm S} = V_{\rm DD} / 2$	2.5V		3	20			22			22		
$\Delta_{RON}$	matching	$I_{SD} = 0.5 \text{mA}$	3.3V		2	8			11			15	Ω	
	between inputs		5V		1	7			10			14		
			1.8V		±1		-25		25	-800		800		
	Source off-	Switch Off	2.5V		±1		-25		25	-800		800		
I <sub>S(OFF)</sub>	state leakage current	$V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$	3.3V		±1		-25		25	-800		800	nA	
			5V		±1		-25		25	-800		800		
	Drain off-state	Switch Off $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$	1.8V		±1		-45		45	-800		800	nA	
	leakage		2.5V		±1		-45		45	-800		800		
I <sub>D(OFF)</sub>	current (common drain pin)		3.3V		±1		-45		45	-800		800		
			5V		±1		-45		45	-800		800		
	Channel on- state leakage current	Switch On $V_D = V_S = 0.8 \times V_{DD}$ or $V_D = V_S = 0.2 \times V_{DD}$	1.8V		±1		-45		45	-800		800	nA	
I <sub>D(ON)</sub>			2.5V		±1		-45		45	-800		800		
I <sub>S(ON)</sub>			3.3V		±1		-45		45	-800		800		
			5V		±1		-45		45	-800		800		
			1.8V		2	14			14			14		
C	Source off	$V_{\rm S} = V_{\rm DD} / 2$	2.5V		2	14			14			14	pF	
C <sub>SOFF</sub>	capacitance	f = 1MHz	3.3V		2	14			14			14	р	
			5V		2	14			14			14		
			1.8V		7	37			37			37		
C <sub>DOFF</sub>	Drain off	$V_{\rm S} = V_{\rm DD} / 2$	2.5V		7	37			37			37	pF	
ODOFF	capacitance	f = 1MHz	3.3V		7	37			37			37		
			5V		7	37			37			37		
			1.8V		11	40			40			40		
C <sub>SON</sub>	On	$V_{\rm S} = V_{\rm DD} / 2$	2.5V		11	40			40			40	pF	
C <sub>DON</sub>	capacitance	f = 1MHz	3.3V		11	40			40			40	P.	
			5V		11	40			40			40		
POWEF	R SUPPLY	1	1	1		,								
			1.8V			1			1			1.2		
I <sub>DD</sub>	V <sub>DD</sub> supply	Logic inputs = 0V or V <sub>DD</sub>	2.5V			1			1			1.5	μA	
-00	current		3.3V			1			1			2	, m, t	
			5V			1			1.5			3		



# 6.7 Logic and Dynamic Characteristics

At specified  $V_{\text{DD}}$  ±10%

Typical values measured at nominal  $V_{DD}$  and  $T_A = 25^{\circ}C$ .

				Opera tempo			
PARAMETER		TEST CONDITIONS	V <sub>DD</sub>	–40°C to 125°C			UNIT
				MIN	TYP	MAX	
LOGIC II	NPUTS (EN, A0, A1, A2)						
			1.8V	0.95		5.5	V
V	Input logic high		2.5V	1.1		5.5	
VIH	Input logic high		3.3V	1.15		5.5	
			5V	1.25		5.5	
			1.8V	0		0.6	
V	Input logic low		2.5V	0		0.7	V
V <sub>IL</sub>	Input logic low		3.3V	0		0.8	v
			5V	0		0.95	
I <sub>IH</sub>	Logic high input leakage current	$V_{LOGIC}$ = 1.8V or $V_{DD}$	All			1	uA
IIL	Logic low input leakage current	V <sub>LOGIC</sub> = 0V	All	-1			uA
C <sub>IN</sub>	Logic input capacitance	$V_{LOGIC}$ = 0V, 1.8V, $V_{DD}$ f = 1MHz	All		1	2	pF
DYNAMI	C CHARACTERISTICS						
		$V_{\rm S} = V_{\rm DD} / 2$ R <sub>S</sub> = 0Ω, C <sub>L</sub> = 100pF	1.8V		-0.5		рС
Q <sub>INJ</sub>	Charge Injection		2.5V		-0.5		
			3.3V		-0.8		
			5V		-1.5		
	Off Isolation	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200mVpp$ $R_{L} = 50\Omega, C_{L} = 5pF$ f = 100kHz	1.8V		-110		- dB
0			2.5V		-110		
O <sub>ISO</sub>			3.3V		-110		
			5V		-110		
			1.8V		-90		- dB
0		$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 mVpp$	2.5V		-90		
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz	3.3V		-90		
			5V		-90		
			1.8V		-110		
X	One set all	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 mV pp$	2.5V		-110		15
X <sub>TALK</sub>	Crosstalk	$R_{L} = 50\Omega, C_{L} = 5pF$	3.3V		-110		dB
		f = 100kHz	5V		-110		
			1.8V		-90		
V	One sector lle	$V_{BIAS} = V_{DD} / 2$ $V_{S} = 200 mV pp$	2.5V		-90		.15
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$	3.3V		-90		dB
		f = 1MHz	5V		-90		
			1.8V		350		
DIA/		$V_{BIAS} = V_{DD} / 2$	2.5V		450		- MHz
BW	Bandwidth	$V_S = 200 mVpp$ RL = 50 $\Omega$ , CL = 5pF	3.3V		500		
			5∨		500		



# 6.8 Timing Characteristics

# At specified $V_{\text{DD}}\,\pm10\%$

Typical values measured at nominal  $V_{\text{DD}}$ .

				Operating free-air temperature (T <sub>A</sub> )									
PARAMETER		TEST CONDITIONS	V <sub>DD</sub>		25°C		<b>-40</b> °	C to 8	5°C	-40°	C to 12	5°C	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SWITCH	HING CHARACTERIS	TICS											
			1.8V		15	30			30			30	
		C <sub>L</sub> = 50pF	2.5V		8	15			20			20	
t <sub>PD</sub>	Propagation delay	Sx to D, D to Sx	3.3V		5	11			15			15	ns
			5V		4	9			10			10	1
		CL = 15pF	5V		1.5	4			5			5	
			1.8V		44	94			103			103	
		$R_{L} = 10k\Omega, C_{L} = 50pF$	2.5V		30	63			67			67	
t <sub>TRAN</sub>	Transition-time between inputs	Ax to D, Ax to Sx	3.3V		23	51			54			54	
			5V		18	43			46			46	
		$R_{L} = 10k\Omega, C_{L} = 15pF$	5V		15	39			43			43	
	Turnon-time from enable	$R_L$ = 10kΩ, $C_L$ = 50pF EN to D, EN to Sx	1.8V		39	68			75			75	
			2.5V		30	48			50			50	
t <sub>ON(EN)</sub>			3.3V		26	40			42			42	ns
. ,			5V		24	34			37			37	
		$R_{L} = 10 k\Omega, C_{L} = 15 pF$	5V		22	31			35			35	
			1.8V		60	80			85			85	$\vdash$
		$R_{L} = 10k\Omega, C_{L} = 50pF$	2.5V		50	70			72			72	
t <sub>OFF(EN)</sub>	Turnoff time from enable	EN to D, EN to Sx	3.3V		40	65			70			70	ns
. ,	enable		5V		28	50			55			55	
		$R_{L} = 10k\Omega, C_{L} = 15pF$	5V		23	30			35			35	
			1.8V	1	16		1			1			+
	Break before make	$R_{1} = 10k\Omega, C_{1} = 15pF$	2.5V	1	22		1			1			
t <sub>BBM</sub>	time	Sx to D, D to Sx	3.3V	1	24		1			1			ns
			5V	1	33		1			1			



# 6.9 Injection Current Coupling

At specified V\_{DD}  $\pm 10\%$ 


Typical values measured at nominal  $V_{DD}$  and  $T_A = 25^{\circ}C$ .

	PARAMETER		R V <sub>DD</sub> TEST CONDITIONS		-40°C to 125°C			UNIT	
PARAMETER		V DD			MIN	TYP	MAX	UNIT	
INJECTIO	INJECTION CURRENT COUPLING								
		1.8V				0.01	1		
		3.3V	R <sub>S</sub> ≤ 3.9kΩ	<sub>S</sub> ≤ 3.9kΩ I <sub>INJ</sub> ≤ 1mA		0.05	1		
		5V	1			0.1	1		
		1.8V			0.01	2			
		3.3V	R <sub>S</sub> ≤ 3.9kΩ	I <sub>INJ</sub> ≤ 10mA		0.3	3	mV	
	Maximum shift of output voltage	5V				0.06	4		
ΔV <sub>OUT</sub>	of enabled analog input	1.8V	1	2. I <sub>INJ</sub> ≤1mA		0.05	2		
		3.3V	R <sub>S</sub> ≤ 20kΩ			0.05	2		
		5V				0.1	2		
		1.8V	1			0.05	15		
		3.3V	R <sub>S</sub> ≤ 20kΩ	I <sub>INJ</sub> ≤ 10mA		0.05	15		
		5V	1			0.02	15		



# 6.10 Typical Characteristics


at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V (unless otherwise noted)





# 6.10 Typical Characteristics (continued)


at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V (unless otherwise noted)





# 6.10 Typical Characteristics (continued)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)





## 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in the following figure. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed as shown in Figure 7-1 with  $R_{ON} = V / I_{SD}$ :




Figure 7-1. On-Resistance Measurement Setup

#### 7.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

Figure 7-2 shows the setup used to measure both off-leakage currents.







#### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 7-3. On-Leakage Measurement Setup

#### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 50% after the address signal has risen or fallen past the 50% threshold. Figure 7-4 shows the setup used to measure transition time, denoted by the symbol  $t_{\text{TRANSITION}}$ .




Figure 7-4. Transition-Time Measurement Setup



#### 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 7-5 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.





Figure 7-5. Break-Before-Make Delay Measurement Setup

#### 7.6 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the 50% threshold. The 10% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-6 shows the setup used to measure transition time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the 50% threshold. The 90% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-6 shows the setup used to measure transition time, denoted by the symbol  $t_{OFF(EN)}$ .







#### 7.7 Charge Injection

The TMUX1308A and TMUX1309A device have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_{C}$ . Figure 7-7 shows the setup used to measure charge injection from source (Sx) to drain (D).






Figure 7-7. Charge-Injection Measurement Setup

#### 7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 7-8 shows the setup used to measure, and the equation to compute off isolation.






$$Off \ Isolation = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right)$$

(1)



## 7.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 7-9 shows the setup used to measure, and the equation used to compute crosstalk.



#### Figure 7-9. Channel-to-Channel Crosstalk Measurement Setup

$$Channel - to - Channel Crosstalk = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right)$$
<sup>(2)</sup>

#### 7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 7-10 shows the setup used to measure bandwidth.




Figure 7-10. Bandwidth Measurement Setup

Attenuation = 
$$20 \times Log\left(\frac{V_2}{V_1}\right)$$

(3)



# 7.11 Injection Current Control

Injection current is measured at the change in output of the enabled signal path when a current is injected into a disabled signal path. Figure 7-11 shows the setup used to measure injection current control.




Figure 7-11. Injection Current Measurement Setup




# 8 Detailed Description

### 8.1 Overview

The TMUX1308A is an 8:1, single-ended (1-channel), mux. The TMUX1309A is a 4:1, differential (2-channel) mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Bidirectional Operation

The TMUX1308A and TMUX1309A devices conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each signal path has very similar characteristics in both directions so they can be used as both multiplexers and demultiplexer to support both analog and digital signals.

#### 8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for the TMUX1308A and TMUX1309A ranges from GND to V<sub>DD</sub>.

#### 8.3.3 1.8V Logic Compatible Inputs

The TMUX1308A and TMUX1309A support 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the multiplexers to interface with processors that have lower logic I/O rails and eliminates the need for an external voltage translator, which saves both space and BOM cost. The current consumption of the TMUX1308A and TMUX1309A devices increase when using 1.8V logic with higher supply voltage. For more information on 1.8V logic implementations, refer to *Simplifying Design with 1.8V logic Muxes and Switches*.


#### 8.3.4 Fail-Safe Logic

The TMUX1308A and TMUX1309A device have Fail-Safe Logic on the control input pins (EN, A0, A1, and A2) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1308A and TMUX1309A to be ramped to 5.5V while  $V_{DD}$  = 0V. Additionally, the feature enables operation of the multiplexers with  $V_{DD}$  = 1.8V while allowing the select pins to interface with a logic level of another device up to 5.5V, eliminating the potential need for an external voltage translator.




#### 8.3.5 High-Impedance Optimization

TMUX1308A and TMUX1309A are optimized for high-impedance loads. When a switch input is connected to a high-impedance output the RC on the input side can cause the output to settle slower. Reducing this RC is one way to make the settling time quicker. Multiplexers can also have an impact on how long it takes for the output to settle through charge injection. When the switch is turning ON, a higher charge injection can cause the source to be pulled away from the desired settling voltage. This means that the output will need to rise or fall further than anticipated causing additional settling time. In the following figure,  $R = 47k\Omega$  and the circuit is tested with different devices, which shows how dependent the settling time can be on the device chosen.














#### 8.3.6 Injection Current Control

On a high level, Injection current control is a feature that prevents an overvoltage event on an unactive channel from impacting the signal on an active one. The pin that experiences an overvoltage event will be held at  $V_{DD}+V_T$ , where  $V_T \cong 0.6V$ . The excess current caused by clamping this voltage will flow through an internal circuit that must remain within the current specifications of the device. By doing this, the device can prevent the excess current from injecting into the ON-channel causing errors in measurement. Injection current is the current that is being forced into a pin by an input voltage ( $V_{IN}$ ) higher than the positive supply ( $V_{DD} + \Delta V$ ) or lower than ground ( $V_{SS}$ ). The current flows through the input protection diodes into whichever supply of the device is potentially compromising the accuracy and reliability of the system. Injected currents can come from various sources depending on the application.

- Harsh environments and applications with long cabling, such as in factory automation and automotive systems, may be susceptible to injected currents from switching or transient events.
- Other self-contained systems can also be subject to injected current if the input signal is coming from various sensors or current sources.

**Injected Current Impact**: typical CMOS switches have ESD protection diodes on the inputs and outputs. These diodes not only serve as ESD protection but also provide a voltage clamp to prevent the inputs or outputs going above  $V_{DD}$  or below GND and  $V_{SS}$ . When current is injected into the pin of a disabled signal path, a small amount of current goes through the ESD diode but most of the current goes through conduction to the drain. If forward diode voltage of the ESD diode (VF) is greater than the PMOS threshold voltage (VT), then the PMOS of all OFF switches turns ON and there would be undesirable subthreshold leakage between the source and the drain that can lift the OFF source pins up also. Figure 8-3 shows a simplified diagram of a typical CMOS switch and associated injected current path.



#### Figure 8-3. Simplified Diagram of Typical CMOS Switch and Associated Injected Current Path

It is quite difficult to cut off these current paths. The drain pin can never be allowed to exceed the voltage above  $V_{DD}$  by more than a VT. Analog pins can be protected against current injection by adding external components like a Schottky diode from the drain pin to ground to clamp the drain voltage at <  $V_{DD}$  + VT and cut off the current path.

Copyright © 2025 Texas Instruments Incorporated

**Change in R<sub>ON</sub> due to Current Injection**: because the ON resistance of the enabled FET switch is impacted by the change in the supply rail, when the drain pin voltage exceeds the supply voltage by more than a VT, an error in the output signal voltage can be expected. This undesired change in the output can cause issues related to false trigger events and incorrect measurement readings, potentially compromising the accuracy and reliability of the system. As shown in Figure 8-4, S2 is the enabled signal path that is conducting a signal from S2 pin to D pin. Because there is an injected current at the disabled S1 pin, the voltage at that pin increases above the supply voltage and the ESD protection diode is forward biased, shifting the power supply rail. This shift in supply voltage alters the R<sub>ON</sub> of the internal FET switches, causing a  $\Delta V$  error on the output at the D pin.





Figure 8-4. Injected Current Impact on RON

To avoid the complications of added external protection to your system, the TMUX1308A and TMUX1309A devices have an internal injection current control feature which eliminates the need for external diode and resistor networks typically used to protect the switch and keep the input signals within the supply voltage. The internal injection current control circuitry allows the signals on the disabled signal paths to exceed the supply voltage without affecting the signal of the enabled signal path. The injection current control circuitry also protects the TMUX13xxA from currents injected into disabled signal paths without impacting the enabled signal path, which typical CMOS switches do not support. Additionally, the TMUX1308A and TMUX1309A do not have any internal diode paths to the supply pin, which eliminates the risk of damaging components connected to the supply pin or providing unintended power to the system supply rail. For a simplified diagram that shows one signal path for the TMUX13xxA devices and the associated injection current circuit, refer to Section 8.2.







The injection current control circuitry is independently controlled for each source or drain pin (Sx or D). The control circuitry for a particular pin is enabled when that input is disabled by the logic pins and the injected current causes the voltage at the pin to be above  $V_{DD}$  or below GND. The injection current circuit includes an FET to shunt the undesired current to GND in the case of overvoltage or injected current events. Each injection current circuit is rated to handle up to 50mA; the device, however, can support a maximum current of 100mA at any given time. Depending on the system application, a series limiting resistor may be needed and must be sized appropriately. Figure 8-5 shows the TMUX13xxA protection circuitry with an injected current at an input pin.




Figure 8-6. Injected Current at Input Pin

Figure 8-7 shows an example of using a series limiting resistor in the case of an overvoltage event.




Figure 8-7. Over-Voltage Event with Series Resistor

For the injection current control circuitry to be active the voltage at the source or drain pins is greater than  $V_{DD}$ , or less than GND. With this requirement met, the protection FET will be turned on for any disabled or enabled signal path and shunt the pin to GND. In this event, a series resistor is needed to limit the total current injected into the device to be less than 100mA. Three example scenarios are outlined in the following sections.



# 8.3.6.1 TMUX13xxA is Powered, Channel is Unselected, and the Input Signal is Greater Than $V_{DD}$ ( $V_{DD}$ = 5V, $V_{INPUT}$ = 5.5V)

A typical CMOS switch would have an internal ESD diode to the supply pin rated for ≅30mA that would be turned on and a series limited resistor would be needed. However, any conducted current would be injected into the supply rail potentially damaging the system, unexpectedly turning on other devices on the same supply rail, or requiring additional components for protection. The TMUX13xxA implementation also handles this scenario with a series limiting resistor; the current path, however, is now to GND which does not have the same issues as the current injected into the supply rail.

# 8.3.6.2 TMUX13xxA is Powered, Channel is Selected, and the Input Signal is Greater Than $V_{DD}$ ( $V_{DD}$ = 5V, $V_{INPUT}$ = 5.5V)

The injection current control circuitry is fully active when the channel is unselected and an overvoltage event is present (overvoltage being defined as 0.5V above the supply rail). However, in situations where the channel is selected and an overvoltage event occurs, this protection circuitry will still be partially active. In this instance, a portion of the injected current will be redirected through the protection circuitry to GND, but will not be a full shunt. So, some current will also flow through the source to drain path. This allows the device to tolerate overvoltage conditions in the event of the channel being selected, but precautions are still necessary to protect the device from overcurrent events such as implementing a current limiting resistor to keep the device below the maximum continuous source and drain current specification.

#### 8.3.6.3 TMUX13xxA is Unpowered and the Input Signal has a Voltage Present (V<sub>DD</sub> = 0V, V<sub>INPUT</sub> = 3V)

Many CMOS switches are unable to support a voltage at the input without a valid supply voltage present, otherwise the voltage will be coupled from input to output and could damage downstream devices or impact power-sequencing. The TMUX13xxA circuitry can handle an input signal present without a supply voltage while minimizing power transfer from the input to output of the switch. By limiting the output voltage coupling to 400mV the TMUX1308A and TMUX1309A help reduce the chance of conduction through any downstream ESD diodes.

#### 8.4 Device Functional Modes

When the  $\overline{EN}$  pin of the TMUX1308A is pulled low, one of the switches is closed based on the state of the address lines. Similarly, when the  $\overline{EN}$  pin of the TMUX1309A is pulled low, two of the switches are closed based on the state of the address lines. When the  $\overline{EN}$  pin is pulled high, all the switches are in an open state regardless of the state of the address lines.

Unused logic control pins must be tied to GND or  $V_{DD}$  so that the device does /not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx and Dx) should be connected to GND.

#### 8.5 Truth Tables

Table 8-1 and Table 8-2 provides the truth tables for the TMUX1308A and TMUX1309A respectively.

EN	A2	A1	A0	Selected Signal Path Connected To Drain (D) Pin		
0	0	0	0	SO		
0	0	0	1	S1		
0	0	1	0	S2		
0	0	1	1	S3		
0	1	0	0	S4		
0	1	0	1	S5		
0	1	1	0	\$6		
0	1	1	1	S7		
1	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	All channels are off		

#### Table 8-1. TMUX1308A Truth Table

(1) X denotes *do not care*.

EN	A1	A0	Selected Signal Path Connected To Drain (DA and DB) Pins				
0	0	0	S0A to DA S0B to DB				
0	0	1	S1A to DA S1B to DB				
0	1	0	S2A to DA S2B to DB				
0	1	1	S3A to DA S3B to DB				
1	(1)	X <sup>(1)</sup>	All channels are off				

#### Table 8-2. TMUX1309A Truth Table

(1) X denotes do not care.



# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TMUX13xxA family offers protection against injection current events across a wide operating supply range (1.62V to 5.5V). These devices include 1.8V logic compatible control input pins that enable operation in systems with 1.8V I/O rails. Additionally, the control input pins support Fail-Safe Logic which allows for operation up to 5.5V, regardless of the state of the supply pin. This feature stops the logic pins from back-powering the supply rail while the injection current circuitry prevents the signal path from back-powering the supply. These features make the TMUX13xxA a family of general purpose multiplexers and switches that can reduce system complexity, board size, and overall system cost.

#### 9.2 Typical Application

One useful application that takes advantage of the TMUX13xxA features is multiplexing various signals into an ADC that is integrated into an MCU. Utilizing an integrated ADC in an MCU allows a system to minimize cost with a potential tradeoff of system performance when compared to an external ADC. The multiplexer allows for multiple inputs or sensors to be monitored with a single ADC pin of the device, which is critical in systems with limited I/O. The TMUX1309A is an excellent choice for a similar design example using differential signals, or as two 4:1 multiplexers.




Figure 9-1. Multiplexing Signals to Integrated ADC

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

PARAMETERS	VALUES				
Supply (V <sub>DD</sub> )	5.0V				
I/O signal range	0V to V <sub>DD</sub> (Rail to Rail)				
Control logic thresholds	1.8V compatible				
Switch inputs	Eight				

#### Table 9-1. Design Parameters


#### 9.2.2 Detailed Design Procedure

The TMUX1308A and TMUX1309A can operate without any external components except for the supply decoupling capacitors. If the parts desired power-up state is disabled, then the enable pin should have a weak pull-up resistor and be controlled by the MCU through the GPIO. All inputs being muxed to the ADC of the MCU must fall within the recommended operating conditions of the TMUX1308A and TMUX1309A, including signal range and continuous current. For this design with a supply of 5V, the signal range can be 0V to 5V; the maximum continuous current can be 100mA at an ambient temperature of 85°C or 25mA at 125°C.

#### 9.2.3 Short To Battery Protection

When evaluating the safety and reliability of an automotive grade multiplexer, it is important to note their performance under various operating conditions. In the case of TMUX13xxA, we examine its response to various short-to-battery conditions to provide insight on system level design for automotive optimization. It is important to design around short-to-battery as failure to do so can result in operational issues. The following section shows a deep dive into two scenarios to demonstrate the behavior of the TMUX1308A under short-to-battery conditions using a 5V supply voltage.

We begin with the following setup to explore our first scenario with channel S7 selected and channel S0 experiencing a short-to-battery condition.




#### Figure 9-2. Channel S7 Selected, Channel S0 Experiencing a Short-to-Battery Condition

Table 9-2 indicates values of  $\Delta V_{OUT}$ ,  $V_{SBAT}$  and minimum  $R_{LIM}$  for various  $V_{BAT}$  cases when considering a maximum allotment of 25mA for  $I_S/I_D$ . Choosing too large of an  $R_{LIM}$  will negatively affect  $\Delta V_{OUT}$  as well as substantially limit current flow. Choosing too small of an  $R_{LIM}$  can damage the device.



Tuble of Z. KLim Values for Zonik Through the Owner							
V <sub>BAT</sub>	R <sub>LIM</sub>	∆V <sub>OUT</sub> (typ)	V <sub>SBAT</sub>				
12V	470	< 10µV	5.6V				
19V	750	< 10µV	5.6V				
24V	1K	< 10µV	5.6V				
36V	1.5K	< 10µV	5.6V				
48V	2К	< 10µV	5.6V				
60V	2.4K	< 10µV	5.6V				

#### Table 9-2. R<sub>Lim</sub> Values for 25mA Through the Switch



#### Figure 9-3. All Unselected Channels Experiencing a Short-to-Battery Condition

We then evaluate the scenario of seeing a short-to-battery condition on all unselected channels at the same time. The follwing table indicates values when considering a maximum allotment of 12.5mA for  $I_S/I_D$ (for more information, see Section 6.1). If you have the potential to see short-to-battery on all channels at the same time, then 12.5mA is the limiting factor. Here again choosing too large of an  $R_{LIM}$  will negatively affect  $\Delta V_{OUT}$  as well as substantially limit current flow.

CAUTION			
To avoid damage to the device do not choose too small of an R <sub>LIM</sub> .			

٦	Table 9-3. R <sub>Lim</sub>	Values for 1	2.5mA	Through	the Switch	

V <sub>BAT</sub>	R <sub>LIM</sub>	∆V <sub>OUT</sub> (typ)	V <sub>SBAT</sub>
12V	1K	< 10µV	5.6V
19V	1.5K	< 10µV	5.6V
24V	2К	< 10µV	5.6V
36V	ЗК	< 10µV	5.6V
48V	3.9K	< 10µV	5.6V
60V	4.7K	< 10µV	5.6V






Figure 9-4. Short-to-Battery Condition Only on a Single Selected Channel

# **CAUTION** To avoid damage to the device do not choose too small of an R<sub>LIM</sub>.

In conclusion, several short-to-battery case studies were observed using a 5V supply. Note that if using a lower supply voltage, the  $R_{Lim}$  values will change for optimal current flow. It is important to protect against short-to-battery conditions as a failure to do so can result in system level issues. Take care to design around these conditions and the electrical characteristics for proper device operation.

#### 9.2.4 Application Curve




Figure 9-5. Injection Current vs. Maximum Output Voltage Shift

#### 9.3 Power Supply Recommendations

The TMUX1308A and TMUX1309A devices operate across a wide supply range of 1.62V to 5.5V. Note: do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from  $0.1\mu$ F to  $10\mu$ F from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections.

Copyright © 2025 Texas Instruments Incorporated



TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

## 9.4 Layout

#### 9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. Figure 9-6 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 9-6. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 9-7 shows an example of a PCB layout with the TMUX1308A and TMUX1309A. Some key considerations are as follows:

- Decouple the V<sub>DD</sub> pin with a 0.1µF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.



#### 9.4.2 Layout Example




Figure 9-7. TMUX1308A and TMUX1309A Layout Example



# 10 Device and Documentation Support

#### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches
- Texas Instruments, QFN/SON PCB Attachment
- Texas Instruments, Quad Flatpack No-Lead Logic Packages

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **10.4 Trademarks**

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision * (June 2024) to Revision A (June 2025)				
•	Added BQB and DYY packages	1			

DATE	REVISION	NOTES
June 2024	*	Initial Release

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUX1308ABQBR	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1308A
TMUX1308ADYYR	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1308A
TMUX1308APWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1308A
TMUX1308APWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1308A
TMUX1309ABQBR	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1309A
TMUX1309ADYYR	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1309A
TMUX1309APWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1309A
TMUX1309APWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1309A

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

### PACKAGE OPTION ADDENDUM

18-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TMUX1308A, TMUX1309A :

Automotive : TMUX1308A-Q1, TMUX1309A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1308ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
TMUX1308ADYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TMUX1308APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1309ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
TMUX1309ADYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TMUX1309APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

19-Jul-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1308ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
TMUX1308ADYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
TMUX1308APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TMUX1309ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
TMUX1309ADYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
TMUX1309APWR	TSSOP	PW	16	2000	353.0	353.0	32.0

## **BQB 16**

# **GENERIC PACKAGE VIEW**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





### **BQB0016A**

### **PACKAGE OUTLINE**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



### **BQB0016A**

### **EXAMPLE BOARD LAYOUT**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




### **BQB0016A**

### **EXAMPLE STENCIL DESIGN**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# DYY0016A

### PACKAGE OUTLINE

#### SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




# DYY0016A

## **EXAMPLE BOARD LAYOUT**

### SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DYY0016A

### **EXAMPLE STENCIL DESIGN**

### SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PW0016A**



## **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0016A

# **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## PW0016A

# **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated