

Technical documentation



Support & training

TMUX1109 SCDS406A – DECEMBER 2018 – REVISED FEBRUARY 2024

TMUX1109 5V, ±2.5V, Low-Leakage-Current, 4:1, 2-Channel Precision Multiplexer

1 Features

TEXAS

- Single supply range: 1.08V to 5.5V
- Dual supply range: ±2.75V

INSTRUMENTS

- Low leakage current: 3pA
- Low charge injection: 1pC
- Low on-resistance: 1.8Ω
- -40°C to +125°C operating temperature
- 1.8V logic compatible
- · Fail-safe logic
- Rail to rail operation
- Bidirectional signal path
- · Break-before-make switching
- ESD protection HBM: 2000V

2 Applications

- Ultrasound scanners
- · Patient monitoring and diagnostics
- Optical networking
- Optical test equipment
- Remote radio unit
- Wired networking
- ATE test equipment
- Factory automation and industrial controls
- Programmable logic controllers (PLC)
- Analog input modules
- Sonar receivers
- Motor drive
- Servo drive position feedback

3 Description


The TMUX1109 is a precision complementary metaloxide semiconductor (CMOS) multiplexer (MUX). The TMUX1109 offers differential 4:1 or dual 4:1 single-ended channels. Wide operating supply of 1.08V to 5.5V allows for use in a broad array of applications from medical equipment to industrial systems. The device supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from GND to V_{DD}. All logic inputs have 1.8V logic compatible thresholds, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

The TMUX1109 is part of the precision switches and multiplexers family of devices. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 8nA and small package options enable use in portable applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TMUX1109	PW (TSSOP, 16)	5mm × 6.4mm
	RSV (QFN, 16)	2.6mm × 1.8mm

- (1) For more information, see Section 10
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Block Diagram







Table of Contents

1 Features1
2 Applications1
3 Description 1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings4
5.2 ESD Ratings4
5.3 Recommended Operating Conditions4
5.4 Thermal Information5
5.5 Electrical Characteristics (V _{DD} = 5V ±10 %)5
5.6 Electrical Characteristics (V _{DD} = 3.3V ±10 %)7
5.7 Electrical Characteristics (V _{DD} = 2.5V ±10 %),
(V _{SS} = -2.5V ±10 %)8
5.8 Electrical Characteristics (V _{DD} = 1.8V ±10 %) 10
5.9 Electrical Characteristics (V _{DD} = 1.2V ±10 %) 11
6 Detailed Description17
6.1 Overview
6.2 Functional Block Diagram22

6.3 Feature Description	22
6.4 Device Functional Modes	
7 Application and Implementation	
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	
7.4 Layout	
8 Device and Documentation Support	
8.1 Documentation Support.	
8.2 Receiving Notification of Documentation Updates	
8.3 Support Resources	. 29
8.4 Trademarks	29
8.5 Electrostatic Discharge Caution	29
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 29



4 Pin Configuration and Functions






Figure 4-2. RSV Package, 16-Pin QFN (Top View)

	PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME TSSOP UQFN				DESCRIPTION			
A0	1	15	I	Address line 0. Controls the switch configuration as listed in Table 6-1.			
EN	2	16	I	Active high logic input. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] address inputs determine which switch is turned on.			
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND. V _{SS} can be connected to ground for single supply applications.			
S1A	4	2	I/O	Source pin 1A. Can be an input or output.			
S2A	5	3	I/O	Source pin 2A. Can be an input or output.			
S3A	6	4	I/O	Source pin 3A. Can be an input or output.			
S4A	7	5	I/O	Source pin 4A. Can be an input or output.			
DA	8	6	I/O	Drain pin A. Can be an input or output.			
DB	9	7	I/O	Drain pin B. Can be an input or output.			
S4B	10	8	I/O	Source pin 4B. Can be an input or output.			
S3B	11	9	I/O	Source pin 3B. Can be an input or output.			
S2B	12	10	I/O	Source pin 2B. Can be an input or output.			
S1B	13	11	I/O	Source pin 1B. Can be an input or output.			
VDD	14	12	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1μ F to 10μ F between V _{DD} and GND.			
GND	15	13	Р	Ground (0V) reference			
A1	16	14	I	Address line 1. Controls the switch configuration as listed in Table 6-1.			

Table 4-1. Pin Functions

(1) I = input, O = output, I/O = input and output, P = power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾ ⁽³⁾

		MIN	MAX	UNIT
V _{DD} -V _{SS}		-0.5	6	V
V _{DD}	Supply voltage	-0.5	6	V
V _{SS}		-3.0	0.3	V
V_{SEL} or V_{EN}	Logic control input pin voltage (EN, A0, A1)	-0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (EN, A0, A1)	-30	30	mA
V_S or V_D	Source or drain voltage (Sx, Dx)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)	IDC ± 10 % ⁽⁴⁾	IDC ± 10 % ⁽⁴⁾	mA
I _S or I _{D (PEAK)}	Source and drain peak current: (1 ms period max, 10% duty cycle maximum) (Sx, SxA, SxB, D, DA, DB)	Ipeak ± 10 % ⁽⁴⁾	Ipeak ± 10 % ⁽⁴⁾	mA
T _{stg}	Storage temperature	-65	150	°C
P _{tot}	Total power dissipation ^{(5) (6)}		500	mW
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Refer to Recommended Operating Conditions for I_{DC} and I_{Peak} ratings.
- (5) For TSSOP package: Ptot derates linearly above TA=90°C by 8.41mW/°C
- (6) For QFN package: P_{tot} derates linearly above TA=82°C by 7.43mW/°C

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	M	
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{DD}	Positive power supply voltage (single)		1.08	5.5	V
V _{SS}	Negative power supply voltage (dual)		-2.75	0	V
V _{DD} - V _{SS}	Supply rail voltage difference		1.08	5.5	V
V_{S} or V_{D}	Signal path input/output voltage (source or dr	ain pin) (Sx, Dx)	V _{SS}	V _{DD}	V
V_{SEL} or V_{EN}	Logic control input pin voltage		0	5.5	V
T _A	Ambient temperature		-40	125	°C
		Tj = 25°C		150	mA
		Tj = 85°C		120	mA
IDC	Continuous current through switch	Tj = 125°C		60	mA
		Tj = 130°C		50	mA



5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN NOM MAX	
Peak current through switch(1 ms period max, 10% duty cycle maximum)		Tj = 25°C	300	mA
	Peak current through switch(1 ms period max, 10%	Tj = 85°C	300	mA
	Tj = 125°C	180	mA	
		Tj = 130°C	160	mA

5.4 Thermal Information

		TMU		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RSV (QFN)	UNIT
		16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	118.9	134.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	49.3	74.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.2	62.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.6	4.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	64.6	61.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics (V_{DD} = 5V ±10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
		$V_{e} = 0V t_{0} V_{pp}$	25°C		1.8	4	Ω
R _{ON}	On-resistance	I _{SD} = 10mA	-40°C to +85°C			4.5	Ω
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ω				
		$V_{0} = 0V t_{0} V_{DD}$	25°C		0.18		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10mA	–40°C to +85°C			0.4	Ω
	Channels	Refer to On-Resistance	–40°C to +125°C			0.5	Ω
	On-resistance flatness	$I_{SD} = 10 \text{mA}$	25°C		0.85		Ω
R _{ON} FLAT			-40°C to +85°C			1.6	Ω
			-40°C to +125°C			1.6	Ω
			25°C	-0.08	±0.005	0.08	nA
	Source off leakage current ⁽¹⁾	V _D = 4.5V / 1.5V V _S = 1.5V / 4.5V	–40°C to +85°C	-0.3		0.3	nA
'S(OFF)	Source on leakage current		–40°C to +125°C	-0.9		0.9	nA
			25°C	-0.1	±0.01	0.1	nA
I	Drain off leakage current ⁽¹⁾		–40°C to +85°C	-0.75		0.75	nA
I _{D(OFF)}		V _S = 1.5V / 4.5V	-40°C to +125°C	-3.5		3.5	nA
		66	25°C	-0.025	±0.003	0.025	nA
I _{D(ON)}	Channel on leakage current	_	-40°C to +85°C	-0.3		0.3	nA
I _{S(ON)}			–40°C to +125°C	-0.75		0.75	nA

5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		$V_{DD} = 5V$	25°C	-0.1	±0.01	0.1	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	Switch On V _D = V _S = 4.5V / 1.5V	–40°C to +85°C	-0.75		0.75	nA
·5(UN)		Refer to On-Leakage Current	–40°C to +125°C	-3		3	nA
LOGIC	NPUTS (EN, A0, A1)			-			
V _{IH}	Input logic high		–40°C to +125°C	1.49		5.5	V
V _{IL}	Input logic low		40 0 10 120 0	0		0.87	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
			–40°C to +125°C			2	pF
POWER	SUPPLY	T	1				
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C		0.008		μA
		5 1 2 2 2	–40°C to +125°C			1	μA
DYNAM			T	1			
		$V_{S} = 3V$ $R_{L} = 200\Omega, C_{L} = 15pF$ Refer to Transition Time	25°C		14		ns
t _{TRAN}	Transition time between channels		–40°C to +85°C			18	ns
			–40°C to +125°C			19	ns
t _{OPEN}		$V_{S} = 3V$ $R_{L} = 200\Omega, C_{L} = 15pF$ Refer to Break-Before-Make	25°C		8		ns
(BBM)	Break before make time		-40°C to +85°C	1			ns
			-40°C to +125°C	1	10		ns
	Enable turn-on time	$V_{S} = 3V$ $R_{L} = 200\Omega, C_{L} = 15pF$ Refer to tON(EN) and tOFF(EN)	25°C -40°C to +85°C		12	19	ns
t _{ON(EN)}			-40 °C to +125°C			20	ns ns
			25°C		6	20	ns
t	Enable turn-off time	V _S = 3V R _I = 200Ω, C _I = 15pF	_40°C to +85°C		0	8	ns
t _{OFF(EN)}		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			9	ns
		V _S = 1V	-40 C to + 125 C			3	
Q _C	Charge Injection	$R_{s} = 0\Omega$, $C_{L} = 1nF$ Refer to Charge Injection	25°C		-1		рС
0	Off laststice	R _L = 50Ω, C _L = 5pF f = 1MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}	Off Isolation	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		-45		dB
		$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-90		dB
X _{TALK}	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-80		dB
BW	Bandwidth	$R_L = 50\Omega$, $C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		7.5		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		32		pF



5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS TA		MIN TYP MAX		UNIT
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		38		pF

(1) When V_S is 4.5V, V_D is 1.5V, and vice versa.

5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %)

at T ₄	= 25°C	$V_{DD} = 3.3$	V (unless	otherwise noted)	
aria	- 20 0,	v DD - 0.0	v (unicoo		

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		4	8.75	Ω
R _{ON}	On-resistance	I _{SD} = 10mA	–40°C to +85°C			9.5	Ω
		Refer to On-Resistance	–40°C to +125°C			9.75	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.13		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10mA	–40°C to +85°C			4 8.75 9.5 9.75 3 0.4 0.5 9 2 1 0.1 0.5 0.1 0.5 0.1 0.5 0.1 0.5 0.1 0.5 0.5 0.1 0.5 0.1 0.5 0.5 2 2 5 0.1 0.5 2 5 0.1 5 0.5 0.5 2 5 0.8 5 1 2 2	Ω
		Refer to On-Resistance	–40°C to +125°C			0.5	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		1.9	9.5 9.75 0.4 0.5 0.1 0.5 0.1 0.5 2 0.1 0.5 2 0.1 0.5 2 0.1 0.5 2 0.1 0.5 2 0.1	Ω
R _{ON} FLAT	On-resistance flatness	I _{SD} = 10mA	–40°C to +85°C		2		Ω
FLAI		Refer to On-Resistance	–40°C to +125°C		2.2		Ω
		V _{DD} = 3.3V	25°C	-0.05	±0.001	0.05	nA
I _{S(OFF)}	Source off leakage current	Switch Off V _D = 3V / 1V	–40°C to +85°C	-0.1		4 8.75 9.5 9.75 0.13 0.4 0.5 1.9 2 001 0.05 0.1 0.5 001 0.05 005 0.1 005 0.1 005 0.1 005 0.1 005 0.1 005 0.1 005 0.1 005 0.1 0.5 2 005 0.1 1 2 2 2	nA
'S(UFF)	Course on reality current	V _S = 1V / 3V Refer to Off-Leakage Current	–40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
	Drain off leakage current	Switch Off V _D = 3V / 1V	–40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}		$V_{S} = 1V / 3V$ Refer to Off-Leakage Current	–40°C to +125°C	-2		2	nA
I _{D(ON)} I _{S(ON)}		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
	Channel on leakage current	Switch On V _D = V _S = 3V / 1V	–40°C to +85°C	-0.5		0.5	nA
'5(UN)		Refer to On-Leakage Current	–40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V _{IL}	Input logic low		-40 C 10 +125 C	0		0.8	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		–40°C to +125°C			2	pF
POWEF	R SUPPLY						
	V supply current	$\int \frac{1}{100} dx = 0 \sqrt{100} = 5 \sqrt{100}$	25°C		0.006		μA
IDD	V _{DD} supply current	Logic inputs = 0V or 5.5V	–40°C to +125°C			1	μA
DYNAN	IC CHARACTERISTICS						
		$V_{\rm S} = 2V$	25°C		15		ns
t _{TRAN}	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C		23	ns	
		Refer to Transition Time	-40°C to +125°C			23	ns



5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		$V_{\rm S} = 2V$	25°C		9		ns
t _{OPEN}	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	–40°C to +125°C	1		MAX 25 25 12 12 12 12	ns
		$V_{S} = 2V$	25°C		14		ns
t _{ON(EN)}	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			25	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C		25 25 7 12	ns	
		V _S = 2V	25°C		7		ns
t _{OFF(EN)}	Enable turn-off time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			25 7 12 12 -1 65 45	ns
		Refer to tON(EN) and tOFF(EN)	–40°C to +125°C			12	ns
Q _C	Charge Injection	$V_{S} = 1V$ $R_{S} = 0\Omega$, $C_{L} = 1nF$ Refer to Charge Injection	25°C		-1		рС
O _{ISO}	Off Isolation	$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
		$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		-45		dB
Y	Orecestelle	$R_L = 50\Omega$, $C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-90		dB
X _{TALK}	Crosstalk	$R_L = 50\Omega$, $C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-80		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		32		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		38		pF

5.7 Electrical Characteristics (V_{DD} = 2.5V ±10 %), (V_{SS} = –2.5V ±10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = +2.5V$, $V_{SS} = -2.5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S} = V_{\rm SS}$ to $V_{\rm DD}$	25°C		1.8	4	Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			4.5	Ω
		Refer to On-Resistance	-40°C to +125°C			4.9	Ω
		$V_{\rm S} = V_{\rm SS}$ to $V_{\rm DD}$	25°C		0.18		Ω
ARON 1	On-resistance matching between channels	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			4.9 0.4 0.5 1.6	Ω
	onanneis	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
		$V_{S} = V_{SS}$ to V_{DD}	25°C		0.85		Ω
Rou	On-resistance flatness	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			1.6	Ω
FLAI		Refer to On-Resistance	-40°C to +125°C			4.5 4.9 0.4 0.5 1.6 1.6	Ω
		V _{DD} = +2.5V, V _{SS} = -2.5V	25°C	-0.08	±0.005	0.08	nA
	Source off leakage current	Switch Off $V_D = +2V / -1V$	-40°C to +85°C	-0.3		0.3	nA
I _{S(OFF)}	Course on leakage current	$V_{S} = -1V / +2V$ Refer to Off-Leakage Current	-40°C to +125°C	-0.9		0.9	nA

5.7 Electrical Characteristics (V_{DD} = 2.5V ±10 %), (V_{SS} = –2.5V ±10 %) (continued)

$at T = 25^{\circ}C M = 125MM = 25M$	(uplace otherwise noted)
at $T_A = 25^{\circ}C$, $V_{DD} = +2.5V$, $V_{SS} = -2.5V$	(unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V_{DD} = +2.5V, V_{SS} = -2.5V	25°C	-0.1	±0.01	0.1	nA
I _{D(OFF)}	Drain off leakage current	Switch Off $V_D = +2V / -1V$	–40°C to +85°C	-0.75		0.75	nA
'D(OFF)		$V_{S} = -1V / +2V$ Refer to Off-Leakage Current	-40°C to +125°C	-3.5		3.5	nA
		$V_{DD} = +2.5V, V_{SS} = -2.5V$	25°C	-0.1	±0.01	0.1	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	Switch On V _D = V _S = +2V / –1V	–40°C to +85°C	-0.75		0.75	nA
·3(0N)		Refer to On-Leakage Current	–40°C to +125°C	-3		3	nA
LOGIC	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		_40°C to +125°C	1.2		2.75	V
V _{IL}	Input logic low		-40 0 10 1 123 0	0		0.73	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
ΟIN	Logic input capacitance		–40°C to +125°C			2	pF
POWER	RSUPPLY						
 _ _	V _{DD} supply current	Logic inputs = 0V or 2.75V	25°C		0.008		μA
DD	VDD supply current		–40°C to +125°C			1	μA
امم	V _{SS} supply current	Logic inputs = 0V or 2.75V	25°C		0.008		μA
I _{SS}			–40°C to +125°C			1	μA
DYNAM	IIC CHARACTERISTICS						
		V _S = 1.5V	25°C		14		ns
t _{TRAN}	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns
		Refer to Transition Time	–40°C to +125°C				ns
		V _S = 1.5V	25°C		8		ns
t _{open} (BBM)	Break before make time	$R_{L}^{2} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C	1			ns
		Refer to Break-Before-Make	$\begin{array}{c c c c c c c c } -40^{\circ}\text{C to } +125^{\circ}\text{C} & -3 \\ \hline & -40^{\circ}\text{C to } +125^{\circ}\text{C} & 1.2 \\ \hline & 0 \\ \hline & 25^{\circ}\text{C} & \pm 0.005 \\ \hline & 25^{\circ}\text{C} & 125^{\circ}\text{C} \\ \hline & 25^{\circ}\text{C} & 1 \\ -40^{\circ}\text{C to } +125^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +125^{\circ}\text{C} & 0.008 \\ \hline & -40^{\circ}\text{C to } +125^{\circ}\text{C} & 0.008 \\ \hline & -40^{\circ}\text{C to } +125^{\circ}\text{C} & 0.008 \\ \hline & -40^{\circ}\text{C to } +125^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 1 \\ \hline & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 0.008 \\ \hline & & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 0.008 \\ \hline & & -40^{\circ}\text{C to } +35^{\circ}\text{C} & 0.008 \\ \hline & & & & & & & & & & & & & & & & & &$		ns		
		V _S = 1.5V	25°C		14		ns
t _{ON(EN)}	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			21	ns
		Refer to tON(EN) and tOFF(EN)	–40°C to +125°C			22	ns
		V _S = 1.5V	25°C		8		ns
t _{OFF(EN)}	Enable turn-off time	R_{L}° = 200 Ω , C_{L} = 15pF	–40°C to +85°C			11	ns
		Refer to tON(EN)and tOFF(EN)	–40°C to +125°C			12	ns
Q _C	Charge Injection	$V_S = -1V$ $R_S = 0\Omega$, $C_L = 1nF$ Refer to Charge Injection	25°C		-1		рС
0	Office	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}	Off Isolation	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		-45		dB



5.7 Electrical Characteristics (V_{DD} = 2.5V ±10 %), (V_{SS} = –2.5V ±10 %) (continued)

at $T_A = 25^{\circ}$ C, $V_{DD} = +2.5$ V, $V_{SS} = -2.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
X _{TALK}	Orecetelle	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-90		dB
	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-80	i0	dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		32		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		38		pF

5.8 Electrical Characteristics (V_{DD} = 1.8V ±10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = 1.8V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		40		Ω
R _{ON}	On-resistance	I _{SD} = 10mA	-40°C to +85°C			80	Ω
		Refer to On-Resistance	-40°C to +125°C			80	Ω
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.4		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10mA	-40°C to +85°C			1.5	Ω
	onanneis	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.98V	25°C	-0.05	±0.003	0.05	nA
I _{S(OFF)}	Source off leakage current	Switch Off V _D = 1.62V / 1V	–40°C to +85°C	-0.1		0.1	nA
		V _S = 1V / 1.62V Refer to Off-Leakage Current	–40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 1.98V	25°C	-0.1	±0.005	0.1	nA
	Drain off leakage current	Switch Off V _D = 1.62V / 1V	-40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}		V _S = 1V / 1.62V Refer to Off-Leakage Current	–40°C to +125°C	-2		2	nA
		$V_{DD} = 1.98V$	25°C	-0.1	±0.005	0.1	nA
D(ON) (Channel on leakage current	Switch On V _D = V _S = 1.62V / 1V	-40°C to +85°C	-0.5		0.5	nA
S(ON)		Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)		I				
VIH	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40 C 10 + 125 C	0		0.68	V
l _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
VIN			–40°C to +125°C			2	pF
POWER	R SUPPLY						
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C		0.001		μA
טטי			–40°C to +125°C			0.85	μA



5.8 Electrical Characteristics (V_{DD} = 1.8V ±10 %) (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 1.8V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						
		V _S = 1V	25°C		28		ns
t _{TRAN}	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			48	ns
		Refer to Transition Time	–40°C to +125°C			48	ns
		$V_{\rm S} = 1V$	25°C		16		ns
	Break before make time	R_{L}° = 200 Ω , C_{L} = 15pF	–40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	–40°C to +125°C	1			ns
		$V_{\rm S} = 1V$	25°C		28		ns
t _{ON(EN)}	Enable turn-on time	R_{L}^{o} = 200 Ω , C_{L} = 15pF	–40°C to +85°C			48	ns
		Refer to tON(EN) and tOFF(EN)	–40°C to +125°C			48	ns
		$V_{\rm S} = 1V$	25°C		16		ns
t _{OFF(EN)}	Enable turn-off time	$R_{L}^{v} = 200\Omega, C_{L} = 15pF$	–40°C to +85°C			27	ns
		Refer to tON(EN) and tOFF(EN)	–40°C to +125°C			27	ns
Q _C	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$, $C_L = 1nF$ Refer to Charge Injection	25°C		-0.5		рС
0		$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}	Off Isolation	R _L = 50Ω, C _L = 5pF f = 10MHz Refer to Off Isolation	25°C		-45		dB
v	Orectelle	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-90		dB
X _{TALK}	Crosstalk	R _L = 50Ω, C _L = 5pF f = 10MHz Refer to Crosstalk	25°C		-80		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		32		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		38		pF

5.9 Electrical Characteristics (V_{DD} = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT
ANALO	OG SWITCH					
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C	70		Ω
R _{ON}	On-resistance	I _{SD} = 10mA Refer to On-Resistance	–40°C to +85°C		105	Ω
			-40°C to +125°C		105	Ω
		$V_{S} = 0V$ to V_{DD} $I_{SD} = 10mA$ Refer to On-Resistance	25°C	0.4		Ω
ΔR_{ON}	On-resistance matching between channels		-40°C to +85°C		1.5	Ω
	onannois		-40°C to +125°C		1.5	Ω
		V _{DD} = 1.32V	25°C	-0.05 ±0.003	0.05	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off $V_D = 1V / 0.8V$	-40°C to +85°C	-0.1	0.1	nA
-5(UFF)		V _S = 0.8V / 1V Refer to Off-Leakage Current	–40°C to +125°C	-0.5	0.5	nA

Copyright © 2024 Texas Instruments Incorporated

5.9 Electrical Characteristics (V_{DD} = 1.2V \pm 10 %) (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
	Drain off lookage ourrent ⁽¹⁾	Switch Off V _D = 1V / 0.8V	-40°C to +85°C	-0.5		0.5	nA
D(OFF)	Drain off leakage current ⁽¹⁾	$V_D = 1070.80$ $V_S = 0.8V / 1V$ Refer to Off-Leakage Current	–40°C to +125°C	-2		2	nA
		V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
D(ON)	Channel on leakage current	Switch On $y' = y' = xy' + y = xy'$	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		V _D = V _S = 1V / 0.8V Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)						
VIH	Input logic high		4000 / 40700	0.96		5.5	V
V _{IL}	Input logic low		––40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
			25°C		1		pF
C _{IN}	Logic input capacitance		–40°C to +125°C	-		2	pF
POWER	R SUPPLY	1	1	I			-
			25°C		0.001		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			0.7	μA
DYNAM							
		V _S = 1V	25°C		60		ns
t _{TRAN}	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C			210	ns
		Refer to Transition Time	-40°C to +125°C			210	ns
		V _S = 1V	25°C		28		ns
	Break before make time	$R_L = 200\Omega, C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)			-40°C to +125°C	1			ns
		V _S = 1V	25°C		60		ns
t _{ON(EN)}	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C			190	ns
t _{OPEN} (BBM) E t _{ON(EN)} E		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			190	ns
		$\lambda = 1 \lambda$	25°C		45		ns
	Enable turn-off time	V _S = 1V R _L = 200Ω, C _L = 15pF	-40°C to +85°C			0.1 0.5 2 0.1 0.5 2 5.5 0.36 ±0.05 2 2 0.7 2 0.7 210 210 210	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C				ns
Q _C	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$, $C_L = 1nF$ Refer to Charge Injection	25°C		-0.5		рС
0		$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}	Off Isolation	R _L = 50Ω, C _L = 5pF f = 10MHz Refer to Off Isolation	25°C		-45		dB
~	Croostelly	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-90		dB
X _{TALK}	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-80		dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz




5.9 Electrical Characteristics (V_{DD} = 1.2V ±10 %) (continued)

	PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		32		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		38		pF

(1) When V_S is 1V, V_D is 0.8V, and vice versa.

Typical Characteristics


at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)





Typical Characteristics


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





Typical Characteristics


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





Typical Characteristics

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)





6 Detailed Description

6.1 Overview

6.1.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 6-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 6-1. On-Resistance Measurement Setup

6.1.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 6-2.







6.1.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 6-3. On-Leakage Measurement Setup

6.1.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




Figure 6-4. Transition-Time Measurement Setup



6.1.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-5 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.






Figure 6-5. Break-Before-Make Delay Measurement Setup

6.1.6 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-6 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-6 shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.







6.1.7 Charge Injection

The TMUX1109 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_c . Figure 6-7 shows the setup used to measure charge injection from source (Sx) to drain (D).






Figure 6-7. Charge-Injection Measurement Setup

6.1.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 6-8 shows the setup used to measure and the equation used to compute off isolation.





$$Off \ Isolation = 20 \cdot Log \! \left(\frac{V_{OUT}}{V_S} \right)$$

(1)



6.1.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 6-9 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 6-9. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$
 (2)

6.1.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 6-10 shows the setup used to measure bandwidth.




Figure 6-10. Bandwidth Measurement Setup



6.2 Functional Block Diagram

The TMUX1109 is an 4:1, differential (2-channel), multiplexer. Each switch is turned on or off based on the state of the address lines and enable pin.




Figure 6-11. TMUX1109 Functional Block Diagram

6.3 Feature Description

6.3.1 Bidirectional Operation

The TMUX1109 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

6.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1109 ranges from V_{SS} to V_{DD}.

6.3.3 1.8V Logic Compatible Inputs

The TMUX1109 has 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5V supply voltage. 1.8-V logic level inputs allows the TMUX1109 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations refer to *Simplifying Design with 1.8V logic Muxes and Switches*

6.3.4 Fail-Safe Logic

The TMUX1109 supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5V above V_{SS} , regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1109 to be ramped to 5.5V while $V_{DD} = 0V$. Additionally, the feature enables operation of the TMUX1109 with $V_{DD} = 1.2V$ while allowing the select pins to interface with a logic level of another device up to 5.5V.



6.3.5 Ultra-Low Leakage Current

The TMUX1109 provides extremely low on-leakage and off-leakage currents. The TMUX1109 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. Figure 6-12 shows typical leakage currents of the TMUX1109 versus temperature.




Figure 6-12. Leakage Current vs Temperature

6.3.6 Ultra-Low Charge Injection

The TMUX1109 has a transmission gate topology, as shown in Figure 6-13. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 6-13. Transmission Gate Topology

The TMUX1109 has special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 1pC at V_S = 1V as shown in Figure 6-14.






Figure 6-14. Charge Injection vs Source Voltage

6.4 Device Functional Modes

When the EN pin of the TMUX1109 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state regardless of the state of the address lines.

6.4.1 Truth Tables

A1	A0	A0 Selected Input Connected To Drain (DA, DB) Pins									
χ <mark>(1)</mark>	X ⁽¹⁾	All channels are off									
0	0	S1A and S1B									
0	1	S2A and S2B									
1	0	S3A and S3B									
1	1	S4A and S4B									
	X ⁽¹⁾ 0	A1 A0 X ⁽¹⁾ X ⁽¹⁾ 0 0									

Table 6-1. TMUX1109 Truth Table

(1) X denotes *do not care*.



7 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


7.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output. The TMUX1109 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, robust, high-performance analog multiplexer for low-voltage applications.

7.2 Typical Application

Figure 7-1 shows a 16-bit, simultaneous-sampling data-acquisition system. This example is typical in industrial applications that require sampling simultaneous signals such as optical modules, analog input modules, and motor drive circuits for position feedback. The circuit uses eight fully differential amplifiers (FDAs), a 16-bit, 3-MSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a two differential precision multiplexers. Refer to *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* for more information.





7.2.1 Design Requirements

For this design example, use the parameters listed in Table 7-1.

PARAMETERS	VALUES						
Supply (V _{DD})	5V						
Vref	4.096V						
Vocm	2.048V						
Max Differential Voltage	3.636V						
Control logic thresholds	1.8V compatible						

Table 7-1. Design Parameters

7.2.2 Detailed Design Procedure

The TMUX1109 can operate without any external components except for the supply decoupling capacitors. If the device desired power-up state is disabled, then the enable pin should have a weak pull-down resistor and be controlled by the MCU through the GPIO. All inputs being muxed to the ADC must fall within the recommend operating conditions of the TMUX1109 including signal range and continuous current. System level design and component selection are made according to *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit*.

- 1. The ADS9224R was selected because of the dual simultaneous sampling and high throughput (3-MSPS).
- 2. The TMUX1109 4:1 (2x) multiplexer was selected to support 4 differential inputs for each ADC.
- 3. Find ADC full-scale range, resolution and common-mode range specifications.
- 4. Determine the linear range of the FDA (THS4551) based on common-mode and output swing specification.
- 5. Select COG capacitors for all filter capacitors at the ADC input to minimize distortion.
- 6. Select the FDA gain resistors RF1,2, RG1,2. Use 0.1% 20ppm/°C film resistors or better for good accuracy, low gain drift and to minimize distortion.
- 7. Introduction to SAR ADC Front-End Component Selection covers the methods for selecting the charge bucket circuit Rfil1, Rfil1 and Cfil. These component values are dependent on the amplifier bandwidth, data converter sampling rare, and data converter design. The values shown here will give good settling and AC performance for the amplifier and data converter in this example. If the design is modified, a different RC filter must be selected.
- 8. The THS4551 is commonly used in high-speed precision fully differential SAR applications as it has sufficient bandwidth to settle to charge kickback transients from the ADC input sampling, and multiplexer charge injection and provides the common-mode level shifting to the voltage range of the SAR ADC.
- 9. The TMUX1109 is used in high-speed precision fully differential SAR applications as it has sufficient bandwidth, low charge injection, and low on-resistance and capacitance. Low capacitance supports fast switching between channels and allows the system to settle within required precision in the specified timing.



7.2.3 Application Curve

Charge injection impacts system performance and settling characteristics of the charge bucket circuit. A multiplexer with low charge injection and a flat response across input voltage allows the system to settle to the required precision during the ADC acquisition period. Figure 7-2 shows the flat charge injection of the TMUX1109 at multiple supply voltages.




Figure 7-2. Charge Injection vs Source Voltage

7.3 Power Supply Recommendations

The TMUX1109 operates across a wide supply range of 1.08V to 5.5V, or $\pm 2.5V$. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} and V_{SS} supplies to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1μ F to 10μ F from V_{DD} and V_{SS} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

7.4 Layout

7.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 7-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.






Figure 7-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 7-4 shows an example of a PCB layout with the TMUX1109. Some key considerations are:

- Decouple the V_{DD} pin with a 0.1µF capacitor, and place the capacitor as close to the pin as possible. Ensure
 that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

7.4.2 Layout Example




Figure 7-4. TMUX1109 Layout Example



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For releated documentation, see the following:

- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (December 2018) to Revision A (February 2024)	Page
•	Updated Is or Id (Continuous Current) values	4
•	Added Ipeak values to Recommended Operating Conditions table	4

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUX1109PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	TM1109
TMUX1109PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1109
TMUX1109RSVR	Active	Production	UQFN (RSV) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1D1
TMUX1109RSVR.A	Active	Production	UQFN (RSV) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1D1
TMUX1109RSVRG4.A	Active	Production	UQFN (RSV) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1D1

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TMUX1109PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
	TMUX1109RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

13-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1109PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX1109RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0

PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

RSV 16


1.8 x 2.6, 0.4 mm pitch

GENERIC PACKAGE VIEW

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RSV0016A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




RSV0016A

EXAMPLE BOARD LAYOUT

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RSV0016A

EXAMPLE STENCIL DESIGN

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated