

# TLV904x 1.2-V Ultra Low Voltage, 10µA Micro-Power RRIO Amplifier for Power Conscious Applications

## 1 Features

- Low power CMOS amplifier for cost-optimized applications
- Operational from supply voltage as low as 1.2 V
- Low input bias current: 1-pA typical, 12-pA maximum
- Low quiescent current: 10 µA/ch
- Low integrated noise of 6.5 µV<sub>p-p</sub> in 0.1 Hz – 10 Hz
- Rail-to-rail input and output
- High gain bandwidth product: 350 kHz
- Thermal noise floor: 64 nV/√Hz
- Low input offset voltage: ±0.6 mV
- Unity-gain stable
- Robustly drives 100 pF of load capacitance
- Internal RFI and EMI filtered input pins
- Wide specified temperature range: –40°C to 125°C

## 2 Applications

- [Portable electronics](#)
- [Wearable fitness and activity monitor](#)
- [Headsets/headphones and earbuds](#)
- [Personal electronics](#)
- [Building automation](#)
- [Wearables \(non-medical\)](#)
- [Motion detector \(PIR, uWave, etc.\)](#)
- [Electronic point of sales \(EPOS\)](#)
- [Single-supply, low-side, unidirectional current-sensing circuit](#)

## 3 Description

The low-power TLV904x family includes single (TLV9041), dual (TLV9042), and quad-channel (TLV9044) ultra-low-voltage (1.2 V to 5.5 V) operational amplifiers (op-amps) with rail-to-rail input and output swing capabilities. The TLV904x enables power savings both with its low quiescent current (10 µA, typ.) and the ability to operate at supply voltages as low as 1.2 V, making it one of the few amplifiers in the industry capable of 1.5-V coin cell applications. Further power savings can be achieved using the shutdown mode (TLV9041S, TLV9042S, and TLV9044S) that allows the amplifiers to be switched off and enter into a standby mode with typical current consumption of less than 150 nA. These devices offer a cost-effective amplifier solution for power and space-constrained applications such as battery-powered IoT devices, wearable electronics, and personal electronics where low-voltage operation is crucial.


The robust design of the TLV904x family simplifies circuit design. These op-amps feature an integrated RFI and EMI rejection filter, unity-gain stability, and no-phase reversal in input overdrive conditions. The device also delivers excellent AC performance with a gain bandwidth of 350 kHz and a high cap load drive of 100 pF, enabling designers to achieve both improved performance and lower power consumption.

Space-saving micro-size packages, such as X2QFN and WSON, are offered for all channel variants (single, dual, and quad), along with industry-standard packages such as SOIC, VSSOP, TSSOP, and SOT-23 packages.

### Device Information

PART NUMBER <sup>(1)</sup> (2)	PACKAGE	BODY SIZE (NOM)
TLV9041	SOT-23 (5)	1.60 mm × 2.90 mm
	SC70 (5)	1.25 mm × 2.00 mm
	X2SON (5)	0.80 mm × 0.80 mm
TLV9041S	SOT-23 (6)	1.60 mm × 2.90 mm
TLV9042	SOIC (8)	3.91 mm × 4.90 mm
	SOT-23 (8)	1.60 mm × 2.90 mm
	WSON (8)	2.00 mm × 2.00 mm
	VSSOP (8)	3.00 mm × 3.00 mm
	TSSOP (8)	3.00 mm × 4.40 mm
TLV9042S	X2QFN (10)	1.50 mm × 2.00 mm
TLV9044	SOIC (14)	8.65 mm × 3.91 mm
	TSSOP (14)	4.40 mm × 5.00 mm
	SOT-23 (14)	4.20 mm × 1.90 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) Other single and dual channel package variants will release shortly.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

### Single-Pole, Low-Pass Filter



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description.....	<b>20</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>24</b>
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>25</b>
<b>4 Revision History</b> .....	<b>2</b>	9.1 Application Information.....	<b>25</b>
<b>5 Device Comparison Table</b> .....	<b>3</b>	9.2 Typical Application.....	<b>25</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>28</b>
<b>7 Specifications</b> .....	<b>7</b>	<b>11 Layout</b> .....	<b>29</b>
7.1 Absolute Maximum Ratings.....	<b>7</b>	11.1 Layout Guidelines.....	<b>29</b>
7.2 ESD Ratings .....	<b>7</b>	11.2 Layout Example.....	<b>29</b>
7.3 Recommended Operating Conditions.....	<b>7</b>	<b>12 Device and Documentation Support</b> .....	<b>31</b>
7.4 Thermal Information for Single Channel.....	<b>7</b>	12.1 Documentation Support.....	<b>31</b>
7.5 Thermal Information for Dual Channel.....	<b>8</b>	12.2 Receiving Notification of Documentation Updates.....	<b>31</b>
7.6 Thermal Information for Quad Channel.....	<b>8</b>	12.3 Support Resources.....	<b>31</b>
7.7 Electrical Characteristics.....	<b>9</b>	12.4 Electrostatic Discharge Caution.....	<b>31</b>
7.8 Typical Characteristics.....	<b>11</b>	12.5 Glossary.....	<b>31</b>
<b>8 Detailed Description</b> .....	<b>19</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>31</b>
8.1 Overview.....	<b>19</b>		
8.2 Functional Block Diagram.....	<b>19</b>		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


<b>Changes from Revision F (February 2022) to Revision G (March 2022)</b>	<b>Page</b>
• Updated <i>Device Information</i> section for X2SON (5) RTM.....	<b>1</b>
• Updated <i>Device Comparison</i> section for TLV9041IDPWR RTM.....	<b>3</b>
• Added Thermal Information for TLV9041 DPW package to the <i>Thermal Information for Single Channel</i> section .....	<b>7</b>
<b>Changes from Revision E (August 2021) to Revision F (February 2022)</b>	<b>Page</b>
• Updated <i>Device Comparison</i> section for TLV9044IDYYR RTM.....	<b>3</b>
• Added Thermal Information for TLV9044 DYY package to the <i>Thermal Information for Quad Channel</i> section .....	<b>7</b>
<b>Changes from Revision D (August 2021) to Revision E (August 2021)</b>	<b>Page</b>
• Added Thermal Information for TLV9042 DGK package to the <i>Thermal Information for Dual Channel</i> section ..	<b>7</b>

## 5 Device Comparison Table


DEVICE	NO. OF CHANNELS	PACKAGE LEADS												
		SC70 DCK	SOIC D	SOT-23 DBV	SOT-23 DYY	SOT-23-8 DDF	SOT-553 DRL <sup>(1)</sup>	TSSOP PW	VSSOP DGK	WQFN RTE <sup>(1)</sup>	WSON DSG	X2QFN RUC <sup>(1)</sup>	X2SON DPW	X2QFN RUG
TLV9041	1	5	—	5	—	—	5	—	—	—	—	—	5	—
TLV9041S	1	—	—	6	—	—	—	—	—	—	—	—	—	—
TLV9042	2	—	8	—	—	8	—	8	8	—	8	—	—	—
TLV9042S	2	—	—	—	—	—	—	—	—	—	—	—	—	10
TLV9044	4	—	14	—	14	—	—	14	—	16	—	14	—	—

(1) Package is preview only.


## 6 Pin Configuration and Functions




**Figure 6-1. TLV9041 DBV Package  
5-Pin SOT-23  
Top View**



**Figure 6-2. TLV9041U DBV Package  
5-Pin SOT-23  
Top View**




**Figure 6-3. TLV9041 DCK Package  
5-Pin SC70  
Top View**



**Figure 6-4. TLV9041 DPW Package  
5-Pin X2SON  
Top View**

**Table 6-1. Pin Functions: TLV9041 and TLV9041U**


PIN					I/O	DESCRIPTION
NAME	NO.					
	TLV9041			TLV9041U		
	SOT-23	SC70	X2SON	SOT-23		
IN–	4	3	2	3	I	Inverting input
IN+	3	1	4	1	I	Noninverting input
OUT	1	4	1	4	O	Output
V–	2	2	3	2	I or —	Negative (low) supply or ground (for single-supply operation)
V+	5	5	5	5	I	Positive (high) supply




**Figure 6-5. TLV9041S DBV Package  
6-Pin SOT-23  
Top View**

**Table 6-2. Pin Functions: TLV9041S**

PIN		I/O	DESCRIPTION
NAME	NO.		
IN–	4	I	Inverting input
IN+	3	I	Noninverting input
OUT	1	O	Output
SHDN	5	I	Shutdown (low), enabled (high)
V–	2	I or —	Negative (low) supply or ground (for single-supply operation)
V+	6	I	Positive (high) supply



**Figure 6-6. TLV9042 D, DDF, DGK, and PW Package  
8-Pin SOIC, SOT-23 8, VSSOP, and TSSOP  
Top View**




Connect exposed thermal pad to V–. See [Section 8.3.11](#) for more information.

**Figure 6-7. TLV9042 DSG Package  
8-Pin WSON With Exposed Thermal Pad  
Top View**

**Table 6-3. Pin Functions: TLV9042**


PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2–	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
V–	4	I	Negative (low) supply or ground (for single-supply operation)
V+	8	I	Positive (high) supply



**Figure 6-8. TLV9042S RUG Package  
10-Pin X2QFN  
Top View**

**Table 6-4. Pin Functions: TLV9042S**

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	9	I	Inverting input, channel 1
IN1+	10	I	Noninverting input, channel 1
IN2–	5	I	Inverting input, channel 2
IN2+	4	I	Noninverting input, channel 2
OUT1	8	O	Output, channel 1
OUT2	6	O	Output, channel 2
SHDN1	2	I	Shutdown – low = disabled, high = enabled, channel 1
SHDN2	3	I	Shutdown – low = disabled, high = enabled, channel 2
V–	1	I	Negative (low) supply or ground (for single-supply operation)
V+	7	I	Positive (high) supply



**Figure 6-9. TLV9044 D, PW and DYY Packages  
14-Pin SOIC, TSSOP and SOT-23  
Top View**

**Table 6-5. Pin Functions: TLV9044**

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2–	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
IN3–	9	I	Inverting input, channel 3
IN3+	10	I	Noninverting input, channel 3
IN4–	13	I	Inverting input, channel 4
IN4+	12	I	Noninverting input, channel 4
NC	—	—	No internal connection
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
OUT3	8	O	Output, channel 3
OUT4	14	O	Output, channel 4
V–	11	I or —	Negative (low) supply or ground (for single-supply operation)
V+	4	I	Positive (high) supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	6.0	V
Signal input pins	Common-mode voltage <sup>(2)</sup>	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage <sup>(2)</sup>		$V_S + 0.2$	V
	Current <sup>(2)</sup>	-10	10	mA
Output short-circuit <sup>(3)</sup>		Continuous		
Operating ambient temperature, $T_A$		-55	150	°C
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package.

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_S$	Supply voltage, $(V+) - (V-)$	1.2	5.5	V
$V_I$	Input voltage range	$(V-)$	$(V+)$	V
$T_A$	Specified temperature	-40	125	°C

### 7.4 Thermal Information for Single Channel

THERMAL METRIC <sup>(1)</sup>		TLV9041, TLV9041S				UNIT
		DBV (SOT-23)		DCK (SC70)	DPW (X2SON)	
		5 PINS	6 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	235.4	214.6	233.8	478.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	135.1	134.2	130.7	219.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	103.2	95.6	79.7	345.1	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	75.6	73.8	51.6	32.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	102.7	95.3	79.1	343.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	192.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Thermal Information for Dual Channel

THERMAL METRIC <sup>(1)</sup>		TLV9042					TLV9042S	UNIT	
		D (SOIC)	DDF (SOT-23-8)	DSG (WSON)	PW (TSSOP)	DGK (VSSOP)	RUG (X2QFN)		
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	10 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	148.3	203.8	99.8	203.1	196.6	196.9	°C/W	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	89.8	123.9	122.2	91.9	87.5	87.6	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	91.6	121.6	66.0	133.8	118.5	117.8	°C/W	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	38.6	21.7	13.8	23.7	25.7	3.4	°C/W	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	90.9	199.6	65.9	132.1	116.8	117.6	°C/W	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	41.9	n/a	n/a	n/a	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.6 Thermal Information for Quad Channel

THERMAL METRIC <sup>(1)</sup>		TLV9044, TLV9044S			UNIT
		D (SOIC)	PW (TSSOP)	DYY (SOT-23-14)	
		14 PINS	14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	116.4	135.7	152.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	72.5	78.8	86.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	72.4	63.9	67.4	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	30.8	14.2	10.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	72	78.3	67.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).



## 7.7 Electrical Characteristics

For  $V_S = (V_+) - (V_-) = 1.2\text{ V to } 5.5\text{ V}$  ( $\pm 0.6\text{ V to } \pm 2.75\text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 100\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V <sub>OS</sub>	Input offset voltage			±0.6	±2.25	mV	
			T <sub>A</sub> = −40°C to 125°C		±2.5		
dV <sub>OS</sub> /dT	Input offset voltage drift		T <sub>A</sub> = −40°C to 125°C	±0.8		μV/°C	
PSRR	Input offset voltage versus power supply	V <sub>S</sub> = ±0.6 V to ±2.75 V , V <sub>CM</sub> = V−		±20	±100	μV/V	
	Channel separation	f = 10 kHz		±5.6		μV/V	
INPUT BIAS CURRENT							
I <sub>B</sub>	Input bias current <sup>(1)</sup>			±1	±12	pA	
I <sub>OS</sub>	Input offset current <sup>(1)</sup>			±0.5	±10	pA	
NOISE							
E <sub>N</sub>	Input voltage noise	f = 0.1 to 10 Hz		6.5		μV <sub>PP</sub>	
e <sub>N</sub>	Input voltage noise density	f = 100 Hz		85		nV/√Hz	
		f = 1 kHz		66			
		f = 10 kHz		64			
i <sub>N</sub>	Input current noise <sup>(2)</sup>	f = 1 kHz		20		fA/√Hz	
INPUT VOLTAGE RANGE							
V <sub>CM</sub>	Common-mode voltage range			(V−)	(V+)	V	
CMRR	Common-mode rejection ratio	(V−) < V <sub>CM</sub> < (V+) − 0.7 V, V <sub>S</sub> = 1.2 V	T <sub>A</sub> = −40°C to 125°C	60	77	dB	
		(V−) < V <sub>CM</sub> < (V+) − 0.7 V, V <sub>S</sub> = 5.5 V		75	89		
		(V−) < V <sub>CM</sub> < (V+), V <sub>S</sub> = 1.2 V			60		
		(V−) < V <sub>CM</sub> < (V+), V <sub>S</sub> = 5.5 V		57	72		
INPUT IMPEDANCE							
Z <sub>ID</sub>	Differential			80    1.4		GΩ    pF	
Z <sub>ICM</sub>	Common-mode			100    0.5		GΩ    pF	
OPEN-LOOP GAIN							
A <sub>OL</sub>	Open-loop voltage gain	V <sub>S</sub> = 1.2 V, (V−) + 0.2 V < V <sub>O</sub> < (V+) − 0.2 V, R <sub>L</sub> = 10 kΩ to V <sub>S</sub> / 2	T <sub>A</sub> = −40°C to 125°C	98		dB	
		V <sub>S</sub> = 5.5 V, (V−) + 0.2 V < V <sub>O</sub> < (V+) − 0.2 V, R <sub>L</sub> = 10 kΩ to V <sub>S</sub> / 2		125			
		V <sub>S</sub> = 1.2 V, (V−) + 0.1 V < V <sub>O</sub> < (V+) − 0.1 V, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2		105			
		V <sub>S</sub> = 5.5 V, (V−) + 0.1 V < V <sub>O</sub> < (V+) − 0.1 V, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2		107	130		
FREQUENCY RESPONSE							
THD+N	Total harmonic distortion + noise <sup>(3)</sup>	V <sub>S</sub> = 5.5 V, V <sub>CM</sub> = 2.75 V, V <sub>O</sub> = 1 V <sub>RMS</sub> , G = +1, f = 1 kHz, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2		0.013		%	
GBW	Gain-bandwidth product	R <sub>L</sub> = 1 MΩ connected to V <sub>S</sub> /2		350		kHz	
SR	Slew rate	V <sub>S</sub> = 5.5 V, G = +1, C <sub>L</sub> = 10 pF		0.2		V/μs	
t <sub>S</sub>	Settling time	To 0.1%, V <sub>S</sub> = 5.5 V, V <sub>STEP</sub> = 4 V, G = +1, C <sub>L</sub> = 10 pF		25		μs	
		To 0.1%, V <sub>S</sub> = 5.5 V, V <sub>STEP</sub> = 2 V, G = +1, C <sub>L</sub> = 10 pF		22			
		To 0.01%, V <sub>S</sub> = 5.5 V, V <sub>STEP</sub> = 4 V, G = +1, C <sub>L</sub> = 10 pF		35			
		To 0.01%, V <sub>S</sub> = 5.5 V, V <sub>STEP</sub> = 2 V, G = +1, C <sub>L</sub> = 10 pF		30			
	Phase margin	G = +1, R <sub>L</sub> = 100 kΩ connected to V <sub>S</sub> /2, C <sub>L</sub> = 10 pF		65		°	
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>		13		μs	

## 7.7 Electrical Characteristics (continued)


For  $V_S = (V+) - (V-) = 1.2\text{ V to }5.5\text{ V}$  ( $\pm 0.6\text{ V to } \pm 2.75\text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 100\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{O\ UT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
EMIRR	Electro-magnetic interference rejection ratio	f = 1 GHz, V <sub>IN_EMIRR</sub> = 100 mV		70			dB
OUTPUT							
	Voltage output swing from rail	Positive rail headroom	V <sub>S</sub> = 1.2 V, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2	0.75		7	mV
			V <sub>S</sub> = 5.5 V, R <sub>L</sub> = 10 kΩ to V <sub>S</sub> / 2	10		21	
			V <sub>S</sub> = 5.5 V, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2	1		8	
		Negative rail headroom	V <sub>S</sub> = 1.2 V, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2	0.75		5	
			V <sub>S</sub> = 5.5 V, R <sub>L</sub> = 10 kΩ to V <sub>S</sub> / 2	10		21	
			V <sub>S</sub> = 5.5 V, R <sub>L</sub> = 100 kΩ to V <sub>S</sub> / 2	1		8	
I <sub>SC</sub>	Short-circuit current <sup>(4)</sup>	V <sub>S</sub> = 5.5 V		±40			mA
Z <sub>O</sub>	Open-loop output impedance	f = 10 kHz		7500			Ω
POWER SUPPLY							
I <sub>Q</sub>	Quiescent current per amplifier	V <sub>S</sub> = 5.5 V, I <sub>O</sub> = 0 A		10		13	μA
			T <sub>A</sub> = −40°C to 125°C	13.5			
I <sub>Q</sub>	Quiescent current per amplifier	V <sub>S</sub> = 5.5 V, I <sub>O</sub> = 0 A, For TLV9041UIDBVR Only		10		13.5	μA
			T <sub>A</sub> = −40°C to 125°C	14		μA	
SHUTDOWN							
I <sub>QSD</sub>	Quiescent current per amplifier	All amplifiers disabled, $\overline{\text{SHDN}}$ = V−		75		200	nA
Z <sub>SHDN</sub>	Output impedance during shutdown	Amplifier disabled		43    11.5			GΩ    pF
V <sub>IH</sub>	Logic high threshold voltage (amplifier enabled)			(V−) + 1 V			V
V <sub>IL</sub>	Logic low threshold voltage (amplifier disabled)			(V−) + 0.2 V			V
t <sub>ON</sub>	Amplifier enable time (full shutdown) <sup>(5) (6)</sup>	G = +1, V <sub>CM</sub> = V <sub>S</sub> / 2, V <sub>O</sub> = 0.9 × V <sub>S</sub> / 2, R <sub>L</sub> connected to V−		160			μs
	Amplifier enable time (partial shutdown) <sup>(5) (6)</sup>	G = +1, V <sub>CM</sub> = V <sub>S</sub> / 2, V <sub>O</sub> = 0.9 × V <sub>S</sub> / 2, R <sub>L</sub> connected to V−		120			
t <sub>OFF</sub>	Amplifier disable time <sup>(5)</sup>	G = +1, V <sub>CM</sub> = V <sub>S</sub> / 2, V <sub>O</sub> = 0.1 × V <sub>S</sub> / 2, R <sub>L</sub> connected to V−		10			μs
	$\overline{\text{SHDN}}$ pin input bias current (per pin)	(V+) ≥ $\overline{\text{SHDN}}$ ≥ (V−) + 1 V		100			pA
		(V−) ≤ $\overline{\text{SHDN}}$ ≤ (V−) + 0.2 V		50			


- (1) Max  $I_B$  and  $I_{OS}$  limits are specified based on characterization results. Input differential voltages greater than 2.5V can cause increased  $I_B$ .
- (2) Typical input current noise data is specified based on design simulation results
- (3) Third-order filter; bandwidth = 80 kHz at -3 dB.
- (4) Short circuit current is average of sourcing and sinking short circuit currents
- (5) Disable time ( $t_{OFF}$ ) and enable time ( $t_{ON}$ ) are defined as the time interval between the 50% point of the signal applied to the  $\overline{\text{SHDN}}$  pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
- (6) Full shutdown refers to the dual TLV9042S having both channels 1 and 2 disabled ( $\overline{\text{SHDN1}} = \overline{\text{SHDN2}} = V-$ ) and the quad TLV9044S having all channels 1 to 4 disabled ( $\overline{\text{SHDN12}} = \overline{\text{SHDN34}} = V-$ ). For partial shutdown, only one  $\overline{\text{SHDN}}$  pin is exercised; in this mode, the internal biasing circuitry remains operational and the enable time is shorter.

## 7.8 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




**Figure 7-1. Offset Voltage Distribution Histogram**




**Figure 7-2. Offset Voltage Drift Distribution Histogram**




**Figure 7-3. Input Offset Voltage vs Temperature**



**Figure 7-4. Input Offset Voltage vs Temperature**



**Figure 7-5. Offset Voltage vs Common-Mode**



**Figure 7-6. Offset Voltage vs Common-Mode**

## 7.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




Figure 7-7. Offset Voltage vs Supply Voltage




Figure 7-8.  $I_B$  and  $I_{OS}$  vs Temperature




Figure 7-9.  $I_B$  and  $I_{OS}$  vs Common-Mode Voltage




Figure 7-10. Open-Loop Gain vs Temperature




Figure 7-11. Open-Loop Gain and Phase vs Frequency






Figure 7-12. Open-Loop Output Impedance vs Frequency

## 7.8 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




**Figure 7-13. Open-Loop Gain vs Output Voltage**




**Figure 7-14. Closed-Loop Gain vs Frequency**




**Figure 7-15. Output Voltage vs Output Current (Claw)**



**Figure 7-16. Output Voltage vs Output Current (Claw)**



**Figure 7-17. PSRR vs Frequency**



**Figure 7-18. DC PSRR vs Temperature**

## 7.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




Figure 7-19. CMRR vs Frequency

D010




Figure 7-20. DC CMRR vs Temperature

D12\_




Figure 7-21. 0.1 Hz to 10 Hz Voltage Noise in Time Domain

D011




Figure 7-22. Input Voltage Noise Spectral Density

D15\_




Figure 7-23. THD + N vs Frequency

D30\_




Figure 7-24. THD + N vs Frequency

D30\_

## 7.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




Figure 7-25. THD + N vs Amplitude




Figure 7-26. THD + N vs Amplitude




Figure 7-27. Quiescent Current vs Supply Voltage




Figure 7-28. Quiescent Current vs Temperature




Figure 7-29. Small Signal Overshoot vs Capacitive Load




Figure 7-30. Small Signal Overshoot vs Capacitive Load

## 7.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)






Figure 7-31. Phase Margin vs Capacitive Load



$G = 1$

$V_{IN} = 6\text{ V}_{PP}$


Figure 7-32. No Phase Reversal



$G = -10$

$V_{IN} = 600\text{ mV}_{PP}$

Figure 7-33. Overload Recovery



$G = 1$

$V_{IN} = 20\text{ mV}_{PP}$

$C_L = 10\text{ pF}$

Figure 7-34. Small-Signal Step Response




$G = 1$

$V_{IN} = 4\text{ V}_{PP}$

$C_L = 10\text{ pF}$

Figure 7-35. Large-Signal Step Response



$G = 1$

$V_{IN} = 4\text{ V}_{PP}$


$C_L = 10\text{ pF}$

Figure 7-36. Large-Signal Settling Time (Negative)




## 7.8 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




**Figure 7-37. Large-Signal Settling Time (Positive)**




**Figure 7-38. Large-Signal Step Response**




**Figure 7-39. Maximum Output Voltage vs Frequency**



**Figure 7-40. Short-Circuit Current vs Temperature**



**Figure 7-41. Shutdown Mode Quiescent Current vs Supply Voltage**



**Figure 7-42. Shutdown Mode Quiescent Current vs Temperature**

## 7.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 2.75\text{ V}$ ,  $V_- = -2.75\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)




Figure 7-43. Amplifier Enable Response

D49\_




Figure 7-44. Amplifier Disable Response

D48\_




Figure 7-45. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency

D42\_




Figure 7-46. Channel Separation

D50\_


## 8 Detailed Description

### 8.1 Overview

The TLV904x is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for battery powered applications. This family of amplifiers utilizes unique transistors that enable operation from ultra low supply voltage of 1.2 V to a standard supply voltage of 5.5 V. These unity-gain stable amplifiers provide 350 kHz of GBW with an  $I_Q$  of only 10  $\mu$ A. TLV904x also has short circuit current capability of 40 mA at 5.5 V. This combination of low voltage, low  $I_Q$ , and high output current capability makes this device quite unique and suitable for a wide range of general-purpose applications. The input common-mode voltage range includes both rails, and allows the TLV904x series to be used in many single-supply or dual supply configurations. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes these devices ideal for driving low speed sampling analog-to-digital converters (ADCs). Further, the class AB output stage is capable of driving resistive loads greater than 2-k $\Omega$  connected to any point between  $V_+$  and ground.

The TLV904x can drive up to 100 pF with a typical phase margin of 45° and features 350-kHz gain bandwidth product, 0.2-V/ $\mu$ s slew rate with 6.5- $\mu$ V<sub>p-p</sub> integrated noise (0.1 to 10 Hz) while consuming only 10- $\mu$ A supply current per channel, thus providing a good AC performance at a very low power consumption. DC applications are also well served with a low input bias current of 1 pA (typical), an input offset voltage of 0.6 mV (typical) and a good PSRR, CMRR, and  $A_{OL}$ .

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Operating Voltage

The TLV904x series of operational amplifiers is fully specified and ensured for operation from 1.2 V to 5.5 V. In addition, many specifications apply from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Parameters that vary significantly with operating voltages or temperature are provided in [Section 7.8](#). It is highly recommended to bypass power-supply pins with at least 0.01- $\mu\text{F}$  ceramic capacitors.

### 8.3.2 Rail-to-Rail Input


The input common-mode voltage range of the TLV904x series extends to either supply rails. This is true even when operating at the ultra-low supply voltage of 1.2 V, all the way up to the standard supply voltage of 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. Refer to [Section 8.2](#) for more details.

For most amplifiers with a complementary input stage, one of the input pairs, usually the P-channel input pair, is designed to deliver slightly better performance in terms of input offset voltage, offset drift over the N-channel pair. Consequently, the P-channel pair is designed to cover the majority of the common mode range with the N-channel pair slated to slowly take over at a certain threshold voltage from the positive rail. Just after the threshold voltage, both the input pairs are in operation for a small range referred to as the transition region. Beyond this region, the N-channel pair completely takes over. Within the transition region, PSRR, CMRR, offset voltage, offset drift, and THD can be degraded compared to device operation outside this region. Hence, most applications generally prefer operating in the P-channel input range where the performance is slightly better.


For the TLV904x, the P-channel pair is typically active for input voltages from the negative rail to  $(V+) - 0.4\text{ V}$  and the N-channel pair is typically active for input voltages from the positive supply to  $(V+) - 0.4\text{ V}$ . The transition region occurs typically from  $(V+) - 0.5\text{ V}$  to  $(V+) - 0.3\text{ V}$ , in which both pairs are on. These voltage levels mentioned above can vary with process variations associated with threshold voltage of transistors. In the TLV904x, 200-mV transition region mentioned above can vary up to 200 mV in either direction. Thus, the transition region (both stages on) can range from  $(V+) - 0.7\text{ V}$  to  $(V+) - 0.5\text{ V}$  on the low end, up to  $(V+) - 0.3\text{ V}$  to  $(V+) - 0.1\text{ V}$  on the high end.

Recollecting the fact that a P-channel input pair usually offers better performance over a N-channel input pair, the TLV904x is designed to offer a much wider P-channel input pair range, in comparison to most complimentary input amplifiers in the industry. A side by side comparison of the TLV904x and the TLV900x is provided below. Note, that the TLV900x guarantees P-channel pair operation only until 1.4 V from the positive rail while the TLV904x guarantees P-channel pair operation all the way till 0.7 V from the positive rail. This additional 700mV of P-channel input pair range for the TLV904x is particularly useful when operating at lower supply voltages (1.2 V, 1.8 V etc) where the P-channel input range usually gets limited to a great extent.

Thus the wide common mode swing of input signal can be accommodated more easily within the P-channel input pair of the TLV904x, while likely avoiding the transition region, thereby maintaining linearity.



**Figure 8-1. TLV904x Offset Voltage vs Common-Mode**



**Figure 8-2. TLV900x Offset Voltage vs Common-Mode**

### 8.3.3 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the TLV904x delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 5 kΩ, the output typically swings to within 20 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails.

### 8.3.4 Common-Mode Rejection Ratio (CMRR)

The CMRR for the TLV904x is specified in several ways so the best match for a given application can be used; see the [Electrical Characteristics](#) table. First, the CMRR of the device in the common-mode range below the transition region [ $V_{CM} < (V^+) - 0.7 \text{ V}$ ] is given. This specification is the best indicator of the capability of the device when the application requires using one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at ( $V_{CM} = 0 \text{ V}$  to  $5.5 \text{ V}$ ). This last value includes the variations measured through the transition region.

### 8.3.5 Capacitive Load and Stability

The TLV904x is designed to be used in applications where driving a capacitive load is required. As with all operational amplifiers, there may be specific instances where the TLV904x can become unstable. The particular operational amplifier circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An operational amplifier in the unity-gain ( $1 \text{ V/V}$ ) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases when capacitive loading increases. When operating in the unity-gain configuration, the TLV904x remains stable with a pure capacitive load up to approximately 100 pF with a good phase margin of  $45^\circ$  typical. The equivalent series resistance (ESR) of some very large capacitors ( $C_L$  greater than  $1 \mu\text{F}$ ) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when measuring the overshoot response of the amplifier at higher voltage gains.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor (typically  $10 \Omega$  to  $20 \Omega$ ) in series with the output, as shown in [Figure 8-3](#). This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.




Figure 8-3. Improving Capacitive Load Drive

### 8.3.6 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or high gain. Once one of the output devices enters the saturation region, the output stage requires additional time to return to the linear operating state which is referred to as overload recovery time. After the output stage returns to its linear operating state, the amplifier begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV904x family is approximately 13-μs typical.

### 8.3.7 EMI Rejection

The TLV904x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV904x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 8-4 shows the results of this testing on the TLV904x. Table 8-1 shows the EMIRR IN+ values for the TLV904x at particular frequencies commonly encountered in real-world applications. The [EMI Rejection Ratio of Operational Amplifiers](#) application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from [www.ti.com](http://www.ti.com).




Figure 8-4. EMIRR Testing

Table 8-1. TLV904x EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	60 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	70 dB


**Table 8-1. TLV904x EMIRR IN+ for Frequencies of Interest (continued)**

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	75 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	79.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	82 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	85 dB

### 8.3.8 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. [Figure 8-5](#) shows the ESD circuits contained in the TLV904x devices. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



**Figure 8-5. Equivalent Internal ESD Circuitry**

### 8.3.9 Input and ESD Protection

The TLV904x family incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA. [Figure 8-6](#) shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 8-6. Input Current Protection

### 8.3.10 Shutdown Function

The TLV904xS devices feature  $\overline{\text{SHDN}}$  pins that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes less than 150 nA. The  $\overline{\text{SHDN}}$  pins are active low, meaning that shutdown mode is enabled when the input to the  $\overline{\text{SHDN}}$  pin is a valid logic low.

The  $\overline{\text{SHDN}}$  pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 500 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the  $\overline{\text{SHDN}}$  pins should be driven with valid logic signals. A valid logic low is defined as a voltage between  $V_-$  and  $V_- + 0.2$  V. A valid logic high is defined as a voltage between  $V_- + 1$  V and  $V_+$ . To enable the amplifier, the  $\overline{\text{SHDN}}$  pins must be driven to a valid logic high. To disable the amplifier, the  $\overline{\text{SHDN}}$  pins must be driven to a valid logic low. We highly recommend that the shutdown pin be connected to a valid high or a low voltage or driven. The maximum voltage allowed at the  $\overline{\text{SHDN}}$  pins is  $(V_+) + 0.5$  V. Exceeding this voltage level will damage the device.

The  $\overline{\text{SHDN}}$  pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 160  $\mu\text{s}$  for full shutdown of all channels; disable time is 10  $\mu\text{s}$ . When disabled, the output assumes a high-impedance state. This architecture allows the TLV904xS to be operated as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time ( $t_{\text{OFF}}$ ) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 100-k $\Omega$  load to midsupply ( $V_S / 2$ ) is required. If using the TLV904xS without a load, the resulting turnoff time is significantly increased.

### 8.3.11 Packages With an Exposed Thermal Pad

The TLV904x family is available in packages such as the WQFN-16 (RTE) which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to  $V_-$  or left floating. Attaching the thermal pad to a potential other than  $V_-$  is not allowed, and the performance of the device is not assured when doing so.

## 8.4 Device Functional Modes

The TLV904x devices have a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.2 V ( $\pm 0.6$  V) and 5.5 V ( $\pm 2.75$  V).

The TLV904xS devices feature a shutdown pin, which can be used to place the op amp into a low-power mode. See [Section 8.3.10](#) for more information.



## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 9.1 Application Information

The TLV904x family of low-power, rail-to-rail input and output operational amplifiers is specifically designed for portable applications. The devices operate from 1.2 V to 5.5 V, are unity-gain stable, and are suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving resistive loads greater than 2-k $\Omega$  connected to any point between V+ and V-. The input common-mode voltage range includes both rails and allows the TLV904x series to be used in many single-supply or dual supply configurations.

### 9.2 Typical Application

#### 9.2.1 TLV904x Low-Side, Current Sensing Application

Figure 9-1 shows the TLV904x configured in a low-side current sensing application.



**Figure 9-1. TLV904x in a Low-Side, Current-Sensing Application**

### 9.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Maximum output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

### 9.2.1.2 Detailed Design Procedure

The transfer function of the circuit in [Figure 9-1](#) is given in [Equation 1](#).

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times \text{Gain} \quad (1)$$

The load current ( $I_{LOAD}$ ) produces a voltage drop across the shunt resistor ( $R_{SHUNT}$ ). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is shown using [Equation 2](#).

$$R_{SHUNT} = \frac{V_{SHUNT\_MAX}}{I_{LOAD\_MAX}} = \frac{100\text{mV}}{1\text{A}} = 100\text{m}\Omega \quad (2)$$

Using [Equation 2](#),  $R_{SHUNT}$  is calculated to be 100 mΩ. The voltage drop produced by  $I_{LOAD}$  and  $R_{SHUNT}$  is amplified by the TLV904x to produce an output voltage of approximately 0 V to 4.9 V. The gain needed by the TLV904x to produce the necessary output voltage is calculated using [Equation 3](#).


$$\text{Gain} = \frac{(V_{OUT\_MAX} - V_{OUT\_MIN})}{(V_{IN\_MAX} - V_{IN\_MIN})} \quad (3)$$

Using [Equation 3](#), the required gain is calculated to be 49 V/V, which is set with resistors  $R_F$  and  $R_G$ . [Equation 4](#) sizes the resistors  $R_F$  and  $R_G$ , to set the gain of the TLV904x to 49 V/V.

$$\text{Gain} = 1 + \frac{(R_F)}{(R_G)} \quad (4)$$

Selecting  $R_F$  as 57.6 kΩ and  $R_G$  as 1.2 kΩ provides a combination that equals 49 V/V. [Figure 9-2](#) shows the measured transfer function of the circuit shown in [Figure 9-1](#). Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system; you must choose an impedance that is ideal for your system parameters.

### 9.2.1.3 Application Curve



**Figure 9-2. Low-Side, Current-Sense Transfer Function**

## 10 Power Supply Recommendations

The TLV904x family is specified for operation from 1.2 V to 5.5 V ( $\pm 0.6$  V to  $\pm 2.75$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . [Section 7.7](#) presents parameters that may exhibit significant variance with regard to operating voltage or temperature.

### CAUTION

Supply voltages larger than 6 V may permanently damage the device; see the [Absolute Maximum Ratings](#) table.

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see [Section 11.1](#).


## 11 Layout

### 11.1 Layout Guidelines


For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power connections of the board and propagate to the power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing a low-impedance path to ground.
  - Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in Figure 11-2. Keeping  $R_F$  and  $R_G$  close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

### 11.2 Layout Example



**Figure 11-1. Schematic Representation**



**Figure 11-2. Layout Example**




Figure 11-3. Example Layout for VSSOP-8 (DGK) Package




Figure 11-4. Example Layout for WSON-8 (DSG) Package

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- [EMI rejection ratio of operational amplifiers](#)
- [QFN/SON PCB attachment](#)
- [Quad flatpack no-lead logic packages](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### Trademarks

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TLV9041IDBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	T041
TLV9041IDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T041
TLV9041IDBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T041
TLV9041IDBVRG4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T041
TLV9041IDBVRG4.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T041
<a href="#">TLV9041IDCKR</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1IV
TLV9041IDCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1IV
<a href="#">TLV9041IDPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(L, LE)
TLV9041IDPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(L, LE)
TLV9041IDPWRG4	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L
TLV9041IDPWRG4.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L
<a href="#">TLV9041SIDBVR</a>	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	T41S
TLV9041SIDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T41S
TLV9041SIDBVRG4	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T41S
TLV9041SIDBVRG4.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T41S
<a href="#">TLV9041UIDBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	U041
TLV9041UIDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U041
TLV9041UIDBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U041
<a href="#">TLV9042IDDFR</a>	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T042
TLV9042IDDFR.A	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T042
TLV9042IDDFR.B	Active	Production	SOT-23-THIN (DDF)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T042
<a href="#">TLV9042IDGKR</a>	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2H7T
TLV9042IDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2H7T
<a href="#">TLV9042IDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9042D
TLV9042IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9042D
<a href="#">TLV9042IDSGR</a>	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42G
TLV9042IDSGR.A	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42G
<a href="#">TLV9042IPWR</a>	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9042P
TLV9042IPWR.A	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9042P



Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TLV9042SIRUGR</a>	Active	Production	X2QFN (RUG)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HTF
TLV9042SIRUGR.A	Active	Production	X2QFN (RUG)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HTF
<a href="#">TLV9044IDR</a>	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9044D
TLV9044IDR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9044D
<a href="#">TLV9044IDYYR</a>	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL944DYY
TLV9044IDYYR.A	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL944DYY
TLV9044IDYYR.B	Active	Production	SOT-23-THIN (DYY)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL944DYY
<a href="#">TLV9044IPWR</a>	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	T9044PW
TLV9044IPWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9044PW

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TLV9044 :**

- Automotive : [TLV9044-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9041IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9041IDBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9041IDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
TLV9041SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9041SIDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9041UIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9042IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9042IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9042IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9042IDSGR	WSOP	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9042IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9042SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
TLV9044IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9044IDYYR	SOT-23-THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TLV9044IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9041IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV9041IDBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV9041IDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
TLV9041SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9041SIDBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9041UIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV9042IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9042IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV9042IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV9042IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9042IPWR	TSSOP	PW	8	2000	353.0	353.0	32.0
TLV9042SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
TLV9044IDR	SOIC	D	14	2500	353.0	353.0	32.0
TLV9044IDYYR	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TLV9044IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

**D0014A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

# EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



NON SOLDER MASK  
DEFINED



SOLDER MASK  
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT





SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4220582/B 05/2025

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.




# EXAMPLE BOARD LAYOUT


RUG0010B

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 35X



4220582/B 05/2025

NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

# EXAMPLE STENCIL DESIGN

RUG0010B

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 35X

4220582/B 05/2025

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## GENERIC PACKAGE VIEW

**DPW 5**



**X2SON - 0.4 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4211218-3/D



4228233/D 09/2023


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.

**DPW0005B**

**X2SON - 0.4 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SOLDER MASK DEFINED  
SCALE:60X

4228233/D 09/2023

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

## EXAMPLE STENCIL DESIGN

DPW0005B

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 5  
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:60X

4228233/D 09/2023

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### SOT - 1.1 max height

Technical drawing of a mechanical part showing three views: front, side, and top.

**Front View Dimensions:**

- Overall width: 2.4 (1.8)
- Overall height: 2.15 (1.85)
- Pin 1 Index Area (hatched)
- Feature 1: 1.3 (0.65)
- Feature 2: 1.3
- Feature 3: 1.3
- Feature 4: 1.3
- Feature 5: 1.3
- Feature 6: 1.4 (1.1)
- Feature 7: 0.15 (0.1)
- Feature 8: 0.15
- Feature 9: 0.15
- Feature 10: 0.15
- Feature 11: 0.15
- Feature 12: 0.15
- Feature 13: 0.15
- Feature 14: 0.15
- Feature 15: 0.15
- Feature 16: 0.15
- Feature 17: 0.15
- Feature 18: 0.15
- Feature 19: 0.15
- Feature 20: 0.15
- Feature 21: 0.15
- Feature 22: 0.15
- Feature 23: 0.15
- Feature 24: 0.15
- Feature 25: 0.15
- Feature 26: 0.15
- Feature 27: 0.15
- Feature 28: 0.15
- Feature 29: 0.15
- Feature 30: 0.15
- Feature 31: 0.15
- Feature 32: 0.15
- Feature 33: 0.15
- Feature 34: 0.15
- Feature 35: 0.15
- Feature 36: 0.15
- Feature 37: 0.15
- Feature 38: 0.15
- Feature 39: 0.15
- Feature 40: 0.15
- Feature 41: 0.15
- Feature 42: 0.15
- Feature 43: 0.15
- Feature 44: 0.15
- Feature 45: 0.15
- Feature 46: 0.15
- Feature 47: 0.15
- Feature 48: 0.15
- Feature 49: 0.15
- Feature 50: 0.15
- Feature 51: 0.15
- Feature 52: 0.15
- Feature 53: 0.15
- Feature 54: 0.15
- Feature 55: 0.15
- Feature 56: 0.15
- Feature 57: 0.15
- Feature 58: 0.15
- Feature 59: 0.15
- Feature 60: 0.15
- Feature 61: 0.15
- Feature 62: 0.15
- Feature 63: 0.15
- Feature 64: 0.15
- Feature 65: 0.15
- Feature 66: 0.15
- Feature 67: 0.15
- Feature 68: 0.15
- Feature 69: 0.15
- Feature 70: 0.15
- Feature 71: 0.15
- Feature 72: 0.15
- Feature 73: 0.15
- Feature 74: 0.15
- Feature 75: 0.15
- Feature 76: 0.15
- Feature 77: 0.15
- Feature 78: 0.15
- Feature 79: 0.15
- Feature 80: 0.15
- Feature 81: 0.15
- Feature 82: 0.15
- Feature 83: 0.15
- Feature 84: 0.15
- Feature 85: 0.15
- Feature 86: 0.15
- Feature 87: 0.15
- Feature 88: 0.15
- Feature 89: 0.15
- Feature 90: 0.15
- Feature 91: 0.15
- Feature 92: 0.15
- Feature 93: 0.15
- Feature 94: 0.15
- Feature 95: 0.15
- Feature 96: 0.15
- Feature 97: 0.15
- Feature 98: 0.15
- Feature 99: 0.15
- Feature 100: 0.15

**Side View Dimensions:**

- Overall width: 1.1 MAX
- Overall height: 0.1 C
- Feature 1: 0.1 C
- Feature 2: 0.1 C
- Feature 3: 0.1 C
- Feature 4: 0.1 C
- Feature 5: 0.1 C
- Feature 6: 0.1 C
- Feature 7: 0.1 C
- Feature 8: 0.1 C
- Feature 9: 0.1 C
- Feature 10: 0.1 C
- Feature 11: 0.1 C
- Feature 12: 0.1 C
- Feature 13: 0.1 C
- Feature 14: 0.1 C
- Feature 15: 0.1 C
- Feature 16: 0.1 C
- Feature 17: 0.1 C
- Feature 18: 0.1 C
- Feature 19: 0.1 C
- Feature 20: 0.1 C
- Feature 21: 0.1 C
- Feature 22: 0.1 C
- Feature 23: 0.1 C
- Feature 24: 0.1 C
- Feature 25: 0.1 C
- Feature 26: 0.1 C
- Feature 27: 0.1 C
- Feature 28: 0.1 C
- Feature 29: 0.1 C
- Feature 30: 0.1 C
- Feature 31: 0.1 C
- Feature 32: 0.1 C
- Feature 33: 0.1 C
- Feature 34: 0.1 C
- Feature 35: 0.1 C
- Feature 36: 0.1 C
- Feature 37: 0.1 C
- Feature 38: 0.1 C
- Feature 39: 0.1 C
- Feature 40: 0.1 C
- Feature 41: 0.1 C
- Feature 42: 0.1 C
- Feature 43: 0.1 C
- Feature 44: 0.1 C
- Feature 45: 0.1 C
- Feature 46: 0.1 C
- Feature 47: 0.1 C
- Feature 48: 0.1 C
- Feature 49: 0.1 C
- Feature 50: 0.1 C
- Feature 51: 0.1 C
- Feature 52: 0.1 C
- Feature 53: 0.1 C
- Feature 54: 0.1 C
- Feature 55: 0.1 C
- Feature 56: 0.1 C
- Feature 57: 0.1 C
- Feature 58: 0.1 C
- Feature 59: 0.1 C
- Feature 60: 0.1 C
- Feature 61: 0.1 C
- Feature 62: 0.1 C
- Feature 63: 0.1 C
- Feature 64: 0.1 C
- Feature 65: 0.1 C
- Feature 66: 0.1 C
- Feature 67: 0.1 C
- Feature 68: 0.1 C
- Feature 69: 0.1 C
- Feature 70: 0.1 C
- Feature 71: 0.1 C
- Feature 72: 0.1 C
- Feature 73: 0.1 C
- Feature 74: 0.1 C
- Feature 75: 0.1 C
- Feature 76: 0.1 C
- Feature 77: 0.1 C
- Feature 78: 0.1 C
- Feature 79: 0.1 C
- Feature 80: 0.1 C
- Feature 81: 0.1 C
- Feature 82: 0.1 C
- Feature 83: 0.1 C
- Feature 84: 0.1 C
- Feature 85: 0.1 C
- Feature 86: 0.1 C
- Feature 87: 0.1 C
- Feature 88: 0.1 C
- Feature 89: 0.1 C
- Feature 90: 0.1 C
- Feature 91: 0.1 C
- Feature 92: 0.1 C
- Feature 93: 0.1 C
- Feature 94: 0.1 C
- Feature 95: 0.1 C
- Feature 96: 0.1 C
- Feature 97: 0.1 C
- Feature 98: 0.1 C
- Feature 99: 0.1 C
- Feature 100: 0.1 C

**Top View Dimensions:**

- Overall width: 0.46 (0.26) TYP
- Overall height: 0.15
- Feature 1: 0.15
- Feature 2: 0.15
- Feature 3: 0.15
- Feature 4: 0.15
- Feature 5: 0.15
- Feature 6: 0.15
- Feature 7: 0.15
- Feature 8: 0.15
- Feature 9: 0.15
- Feature 10: 0.15
- Feature 11: 0.15
- Feature 12: 0.15
- Feature 13: 0.15
- Feature 14: 0.15
- Feature 15: 0.15
- Feature 16: 0.15
- Feature 17: 0.15
- Feature 18: 0.15
- Feature 19: 0.15
- Feature 20: 0.15
- Feature 21: 0.15
- Feature 22: 0.15
- Feature 23: 0.15
- Feature 24: 0.15
- Feature 25: 0.15
- Feature 26: 0.15
- Feature 27: 0.15
- Feature 28: 0.15
- Feature 29: 0.15
- Feature 30: 0.15
- Feature 31: 0.15
- Feature 32: 0.15
- Feature 33: 0.15
- Feature 34: 0.15
- Feature

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X


4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

**DDF0008A****PACKAGE OUTLINE****SOT-23-THIN - 1.1 mm max height**

PLASTIC SMALL OUTLINE



4222047/E 07/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.



**D0008A**

# PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

## NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.





# EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

**DSG 8**

**WSON - 0.8 mm max height**


2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224783/A



4218900/E 08/2022

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:  
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**PW0014A**

## PACKAGE OUTLINE

**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



# EXAMPLE BOARD LAYOUT

PW0008A

TSSOP - 1.2 mm max height


SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



NON SOLDER MASK  
DEFINED



SOLDER MASK  
DEFINED

SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**DBV0005A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**DGK0008A****PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



# EXAMPLE BOARD LAYOUT


DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

## EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)


11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



4224643/D 07/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AB



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4224643/D 07/2024

## NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 20X

4224643/D 07/2024

## NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated