

FEATURES

- Low Supply Current...20 μA Typ
- Single Power Supply
- Rail-to-Rail Common-Mode Input Voltage Range
- Push-Pull Output Circuit
- Low Input-Bias Current

APPLICATIONS

- Battery Packs for Sensing Battery Voltage
- MP3 Players, Digital Cameras, PMPs
- Cellular Phones, PDAs, Notebook Computers
- Test Equipment
- General-Purpose Low-Voltage Applications

DESCRIPTION/ORDERING INFORMATION

The TLV7256 is a CMOS-type general-purpose dual comparator capable of single power-supply operation and using lower supply currents than the conventional bipolar comparators. Its push-pull output can connect directly to local ICs such as TTL and CMOS circuits.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DCT	Reel of 3000	TLV7256IDCTR	PREVIEW	
-40°C to 85°C	330P - DC1	Reel of 250	TLV7256IDCTT	PREVIEW	
	VSSOP - DDU	Reel of 3000	TLV7256IDDUR	YAUA	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Typical Application Circuit






Figure 1. Threshold Detector



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TLV7256 DUAL COMPARATOR





Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	Supply voltage			1.5	7	V
V_{ID}	Differential input voltage	Differential input voltage				V
VI	Input voltage				V _{CC+}	V
Io	Output current				±35	mA
0	Thermal resistance, juction to ambient ⁽²⁾	DCT package			220	°C/W
θ_{JA}	Thermal resistance, juction to ambients	DDU package		227		C/VV
D	Dower discination	DCT package			250	mW
P_D	Power dissipation DDU package				200	IIIVV
T _A	Operating free-air temperature range				85	°C
T _{stg}	Storage temperature range			-55	125	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	1.8	5	V
T _A	Operating free-air temperature	-40	85	°C

⁽²⁾ Package thermal impedance is calculated according to JESD 51-7.



Electrical Characteristics

 V_{CC+} = 5 V, V_{CC-} = GND, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
V	lanut offeet voltege		25°C		±2	±7	mV
V_{IO}	Input offset voltage		–40°C to 85°C			±8	mv
I _{IO}	Input offset current		25°C		2		рА
I _I	Input bias current		25°C		4		рА
V_{CM}	Common-mode input voltage		25°C	0		V_{CC}	V
CMRR	Common mode rejection ratio	$\Delta V_{CM} = 5 \text{ V}$	25°C	48	65		٩D
CIVIKK	Common-mode rejection ratio	0 ≤ V _{CM} ≤ 5 V	–40°C to 85°C	48			dB
		Output = High, $V_{IN} = 5 \text{ V}$	25°C		37	51	
		Output = Low, $V_{IN} = 5 \text{ V}$	25 0		40	60	μΑ
		Output = High, $V_{IN} = 5 \text{ V}$	-40°C to 85°C			61	
	Cumply ourrent	Output = Low, $V_{IN} = 5 \text{ V}$	-40 C to 65 C			70	
I _{CC}	Supply current	Output = High, $V_{IN} = 2.5 \text{ V}$	25°C		20	32	
		Output = Low, $V_{IN} = 2.5 \text{ V}$	25 C		26	42	
		Output = High, $V_{IN} = 2.5 \text{ V}$	-40°C to 85°C			40	
		Output = Low, $V_{IN} = 2.5 \text{ V}$	-40 C to 65 C			53	
A_{VD}	Voltage gain	$V_D = 3 \text{ V}, 1 \text{ V} \leq V_{OUT} \leq 4 \text{ V}$	25°C		88		dB
_	Sink current	V -05V	25°C	25	33		mA
I _{sink}	Sink current	V _{OL} = 0.5 V	–40°C to 85°C	20			ША
_	Source current	V - 45 V	25°C	30	35		mA
source	Source current	V _{OH} = 4.5 V	–40°C to 85°C	25			ША
V	Low lovel output voltage	Ι <i>Ε</i> m Λ	25°C		0.07	0.12	V
V_{OL}	Low-level output voltage	I _{sink} = 5 mA	–40°C to 85°C			0.20	V
V	High level output voltage	1 - 5 mA	25°C	4.9	4.93		V
V_{OH}	High-level output voltage	I _{source} = 5 mA	-40°C to 85°C	4.85			V



Electrical Characteristics

 V_{CC+} = 2.7 V, V_{CC-} = GND, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
V	lanut offeet voltege		25°C		±2	±8	mV	
V_{IO}	Input offset voltage		-40°C to 85°C			±9	IIIV	
I _{IO}	Input offset current		25°C		2		pА	
I _I	Input bias current		25°C		4		pА	
V_{CM}	Common-mode input voltage		25°C	0		V_{CC}	V	
CMRR	Common mode valuation vatio	$\Delta V_{CM} = 2.7 \text{ V}$	25°C	42	57		dB	
CIVIRR	Common-mode rejection ratio	$0 \le V_{CM} \le 2.7 \text{ V}$	-40°C to 85°C	42				
		Output = High, V _{IN} = 2.7 V	25°C		30	55		
		Output = Low, $V_{IN} = 2.7 \text{ V}$	25 0		36	55	μΑ	
		Output = High, V _{IN} = 2.7 V	-40°C to 85°C			65		
	Cumply augrent	Output = Low, $V_{IN} = 2.7 \text{ V}$	-40 C to 65 C			65		
I _{CC}	Supply current	Output = High, V _{IN} = 1.35 V	25°C		30	48		
		Output = Low, V _{IN} = 1.35 V	25 0		35	55		
		Output = High, V _{IN} = 1.35 V	-40°C to 85°C			55		
		Output = Low, V _{IN} = 1.35 V	-40°C 10 65°C			65		
A _{VD}	Voltage gain	$V_D = 1.7 \text{ V}, 0.5 \text{ V} \le V_{OUT} \le 2.2 \text{ V}$	25°C		88		dB	
	Cink ourrent	V 0.5.V	25°C	13	18		A	
Isink	Sink current	$V_{OL} = 0.5 \text{ V}$	-40°C to 85°C	11			mA	
	Course ourset	v 22V	25°C	15	20		A	
Source	Source current	V _{OH} = 2.2 V	-40°C to 85°C	13			mA	
V	Lave lavel autout valtage	I	25°C		0.11	0.16		
V_{OL}	Low-level output voltage	$I_{sink} = 5 \text{ mA}$	–40°C to 85°C			0.19	V	
V	High level entent valtage		25°C	2.54	2.60			
V _{OH}	High-level output voltage	I _{source} = 5 mA	-40°C to 85°C	2.45			V	



Electrical Characteristics

 V_{CC+} = 1.8 V, V_{CC-} = GND, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT	
\ /	lanut offeet valtege		25°C		±2	±8	mV	
V _{IO}	Input offset voltage		–40°C to 85°C			±9	mv	
I _{IO}	Input offset current		25°C		2		рΑ	
I _I	Input bias current		25°C		4		рΑ	
V _{CM}	Common-mode input voltage		25°C	0		$V_{CC} - 0.3$	V	
CMRR Common-mode rejection ratio		$\Delta V_{CM} = 5 \text{ V}$	25°C	40	55		dB	
CIVIKK	Common-mode rejection ratio	$0 \le V_{CM} \le 5 V$	–40°C to 85°C	40			uБ	
		Output = High, V _{IN} = 1.8 V			30	55		
		Output = Low, $V_{IN} = 1.8 \text{ V}$	25 C		33	47	μΑ	
		Output = High, V _{IN} = 1.8 V	–40°C to 85°C			60		
	Supply current	Output = Low, $V_{IN} = 1.8 \text{ V}$	-40 C to 65 C			51		
l _{cc} §	Зарргу сапен	Output = High, $V_{IN} = 0.9 \text{ V}$	25°C		20	32		
		Output = Low, $V_{IN} = 0.9 V$	23 0		25	37		
		Output = High, $V_{IN} = 0.9 \text{ V}$	–40°C to 85°C			34		
		Output = Low, $V_{IN} = 0.9 \text{ V}$	-40 C to 65 C			40		
A_{VD}	Voltage gain	$V_D = 1.1 \text{ V}, 0.4 \text{ V} \le V_{OUT} \le 1.5 \text{ V}$	25°C		88		dB	
	Sink current	V _{OL} = 0.5 V	25°C	6	9		mA	
sink	Sink current	v _{OL} = 0.5 v	–40°C to 85°C	5			ША	
	Source current	V - 22V	25°C	5	9		mΛ	
source	Source current	V _{OH} = 2.2 V	–40°C to 85°C	4			mA	
\/	Low lovel output voltage	I - 5 mA	25°C		0.2	0.34	V	
V _{OL}	Low-level output voltage	I _{sink} = 5 mA	–40°C to 85°C			0.39	v	
\ <u></u>	High-level output voltage	voltogo I – 5 mA		1.3	1.6		V	
V _{OH}	r light-level output voltage	I _{source} = 5 mA	–40°C to 85°C	1.2			v	

TLV7256 DUAL COMPARATOR





Switching Characteristics

 V_{CC+} = 5 V, V_{CC-} = GND, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	UNIT
4	Dronogotion doloy time (turn on)	Overdrive = 100 mV	680	
t _{PLH}	Propagation delay time (turn on)	500	ns	
	Dranagation daloy time (turn off)	Overdrive = 100 mV	250	20
t _{PHL}	Propagation delay time (turn off)	TTL step input	380	ns
t _{TLH}	Bearance time	Overdrive = 100 mV	60	20
t _{THL}	Response time	Overdrive = 100 mv	8	ns

Switching Characteristics


 $V_{CC+} = 3 \text{ V}, V_{CC-} = \text{GND}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
t _{PLH}	Propagation delay time (turn on)	Overdrive = 100 mV	550	ns
t _{PHL}	Propagation delay time (turn off)	Overdrive = 100 mV	250	ns
t _{TLH}	Door once time	Output the 100 ml/	30	
t _{THL}	Response time	Overdrive = 100 mV	8	ns




TYPICAL CHARACTERISTICS


SUPPLY CURRENT
vs
FREQUENCY
V_{CC} = 5 V




SUPPLY CURRENT
VS
FREQUENCY
V_{CC} = 2.7 V




SUPPLY CURRENT
VS
FREQUENCY
V_{CC} = 1.8 V




SUPPLY CURRENT vs COMMON-MODE VOLTAGE $V_{CC} = \pm 2.5 \text{ V}$




SUPPLY CURRENT VS COMMON-MODE VOLTAGE VCC = ± 1.35 V




SUPPLY CURRENT vs COMMON-MODE VOLTAGE V_{CC} = ± 0.9 V




PROPAGATION DELAY TIME, HIGH TO LOW $V_{CC} = 5 \ V$



PROPAGATION DELAY TIME, HIGH TO LOW V_{CC} = 2.7 V





PROPAGATION DELAY TIME, HIGH TO LOW V_{CC} = 1.8 V






TYPICAL CHARACTERISTICS (continued)






PROPAGATION DELAY TIME, LOW TO HIGH $V_{CC} = 2.7 \text{ V}$



PROPAGATION DELAY TIME, LOW TO HIGH V_{CC} = 1.8 V



11-Nov-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV7256IDDUR	Active	Production	VSSOP (DDU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAUA
TLV7256IDDUR.A	Active	Production	VSSOP (DDU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAUA
TLV7256IDDURG4	Active	Production	VSSOP (DDU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAUA
TLV7256IDDURG4.A	Active	Production	VSSOP (DDU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YAUA

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7256IDDUR	VSSOP	DDU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TLV7256IDDURG4	VSSOP	DDU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7256IDDUR	VSSOP	DDU	8	3000	202.0	201.0	28.0
TLV7256IDDURG4	VSSOP	DDU	8	3000	202.0	201.0	28.0

DDU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



DDU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE UP)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025