

TLV61047 20V_{IN}, 28V_{OUT}, 2.2A Non-synchronous Boost Converter

1 Features

- Input voltage range: 2.6V to 20V Output voltage range: 4.5V to 28V
- Integrated low-side FET: 200mΩ
- High efficiency
 - Up to 91.2% efficiency at V_{IN} = 5V to V_{OUT} = 12V, and $I_{OUT} = 0.2A$
 - Up to 91.7% efficiency at V_{IN} = 12V to V_{OUT} = 28V, and $I_{OUT} = 0.3A$
- 2.2A peak switch current limit
- Switching frequency
 - TLV61047: 1.6MHz
 - TLV610471: 0.6MHz
- ±2.0% Reference voltage accuracy
- Typical 25µA quiescent current
- Typical 0.4µA shutdown current
- PFM operation mode at ultra light load or T_{ON} min
- Internal compensation
- Internal 2.5ms soft start time
- Cycle-by-cycle current limit
- Thermal shutdown protection
- SOT-23-5 DDC package

2 Applications

- **LED Power Supply**
- Digital Still Camera
- **GPS Devices**
- Mobile Phone
- **OLED Panel Power Supply**
- **USB-Powered Devices**

3 Description

The TLV61047 is a high voltage non-synchronous boost converter integrates a 200mΩ low side power switch to provide an easy use and small size power solution. The TLV61047 has a wide input voltage range from 2.6V to 20V and output voltage covers up to 28V with 2.2A switch current capability.

The TLV61047 uses adaptive constant off-time peak current control topology to regulate the output voltage. At heavy to light load condition, the TLV61047 works in pulse width modulation (PWM) mode until trigger the Ton min or minimum peak current (typical 20mA). At ultra light load condition, the devices work in pulse frequency modulation (PFM) mode to improve the efficiency and ripple performance.

The quasi-constant switching frequency is internally set to either 1.6MHz (TLV61047) or 0.6MHz (TLV610471), allowing the use of extremely small surface mount inductor and capacitors. TLV61047 has built in 2.5ms soft start to minimize the inrush current during start up. Additional features include internal compensation, cycle by cycle current limit and thermal shutdown.

The TLV61047 is available in a SOT-23-5 DDC package.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TLV61047	SOT-23 (5)	2.90mm × 1.60mm		

For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features	1	7.4 Device Functional Modes	10
2 Applications	1	8 Application and Implementation	1 ¹
3 Description	1	8.1 Application Information	1 [•]
4 Device Comparison Table	3	8.2 Typical Applications	
5 Pin Configuration and Functions	3	8.3 Power Supply Recommendations	
Pin Functions	3	8.4 Layout	17
6 Specifications	4	9 Device and Documentation Support	19
6.1 Absolute Maximum Ratings	4	9.1 Device Support	19
6.2 ESD Ratings	4	9.2 Receiving Notification of Documentation Updates.	19
6.3 Recommended Operating Conditions	4	9.3 Support Resources	19
6.4 Thermal Information	4	9.4 Trademarks	19
6.5 Electrical Characteristics		9.5 Electrostatic Discharge Caution	19
6.6 Typical Characteristics	6	9.6 Glossary	19
7 Detailed Description	8	10 Revision History	19
7.1 Overview	8	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	8	Information	19
7.3 Feature Description			



4 Device Comparison Table

PART NUMBER	FREQUENCY	
TLV61047	1.6MHz	
TLV610471	0.6MHz	

5 Pin Configuration and Functions




Figure 5-1. DDC Package 5-Pin SOT-23 Top View

Pin Functions

PIN NAME DDC NO.			DESCRIPTION				
		I TPE(")	DESCRIPTION				
SW	1	PWR	The switch pin of the converter. It is connected to the drain of the internal power MOSFET				
GND	2	G	Ground.				
FB	3	I	Voltage feedback of output voltage. Connected to the center tap of a resistor divider to program the output voltage.				
EN	4	I	Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode.				
VIN	5	1	IC power supply input.				

(1) I = Input, G = Ground, PWR = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN,EN	-0.3	20.5	V
Voltage range at terminals ⁽²⁾	SW	-0.3	32	V
	FB	-0.3	6	V
Operating junction temperature range, T _J		-40	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V (1)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾	±2000	V
V _(ESD) (1)	Liectrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽³⁾	±500	V

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	2.6		20	V
V _{OUT}	Output voltage range	4.5		28	V
L	Inductance range	2.2	4.7	22	μH
C _{IN}	Effective input capacitance range	1	10		μF
C _{OUT}	Effective output capacitance range	1	10		μF
TJ	Operating junction temperature	-40		125	°C

6.4 Thermal Information

		TLV61047	
	THERMAL METRIC ⁽¹⁾	DDC (SOT23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	145.8	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.5	°C/W
Ψлт	Junction-to-top characterization parameter	28.5	- C/VV
ΨЈВ	Junction-to-board characterization parameter	54.9	1
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	NA	1

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

 $T_J = -40$ °C to 125°C, $V_{IN} = 5.0$ V. Typical values are at $T_J = 25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLY				'	
V _{IN}	Input voltage range		2.6		20	V
	Hadaa aa ka ka aa laa ka ah ka aa ka ah	V _{IN_UVLO} rising		2.42	2.55	V
V _{IN_UVLO} Under voltage lockout threshold		V _{IN_UVLO} falling	2.1	2.26		V
V _{IN_HYS}	V _{IN_HYS} V _{IN_UVLO} hysteresis			160		mV
I _{Q_VIN}	Quiescent current into VIN pin	IC enabled, no load, no switching ,V _{IN} = 2.6V to 20V, FB=1.4V,T _J =-40°C to 125°C		25	50	μA
I _{SD}	Shutdown current into VIN pin	IC disabled, V _{IN} = 2.6V to 20V, T _J = up to 85°C		0.4	1.5	μΑ
I _{FB_LKG}	Leakage current into FB pin	T _J =-40°C to 125°C			50	nA
I _{SW_LKG}	Leakage current into SW pin	IC disabled, SW = 28V,T _J =-40°C to 125°C			500	nA
OUTPUT						
V _{OUT}	Output voltage range		4.5		28	V
V_{REF}	Reference Voltage at FB pin	PWM and PFM mode, T _J =-40°C to 125°C	1.209	1.233	1.258	V
POWER S	WITCH					
R _{DS(on)}	Low-side MOSFET on resistance	V _{IN} = 5V, V _{OUT} = 12V		200		mΩ
F _{SW}	TLV61047 Switching frequency	V _{IN} = 5V, V _{OUT} = 12V	1.2	1.6	2.0	MHz
F _{SW}	TLV610471 Switching frequency	V _{IN} = 5V, V _{OUT} = 12V	0.4	0.6	0.8	MHz
t _{ON_min}	Minimum on time			45	150	ns
I _{LIM_SW}	Peak switch current limit	V _{IN} = 5V	1.9	2.2	2.5	Α
t _{STARTUP}	Soft startup time	Internal SS ramp time, from 0V to V _{REF}		2.5		ms
LOGIC IN	TERFACE					
V _{EN_H}	EN Logic high threshold				1.2	V
V _{EN_L}	EN Logic low threshold		0.4			V
R _{EN}	EN Pull Down Resistor			1		ΜΩ
PROTECT	TON					
T _{SD}	Thermal shutdown threshold	T _J rising		170		°C
T _{SD HYS}	Thermal shutdown hysteresis	T _J falling below T _{SD}		20		°C


Product Folder Links: TLV61047

Copyright © 2025 Texas Instruments Incorporated



6.6 Typical Characteristics


TLV61047, switching frequency = 1.6MHz (typ), T_A = 25°C, unless otherwise noted



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com





7 Detailed Description

7.1 Overview


The TLV61047 is a high voltage non-synchronous boost converter integrates a $200m\Omega$ low side power switch to provide a easy use and small size power solution. The TLV61047 has a wide input voltage range from 2.6V to 20V and output voltage covers up to 28V with 2.2A switch current capability.

The TLV61047 uses adaptive constant off-time peak current control topology to regulate the output voltage. At heavy to light load condition, the TLV61047 works in pulse width modulation (PWM) mode until trigger the Ton min or minimum peak current(around 20mA). At ultra light load condition, the devices work in pulse frequency modulation (PFM) mode to improve the efficiency and ripple performance.

The quasi-constant switching frequency is internally set to either 1.6MHz (TLV61047) or 0.6MHz (TLV610471), allowing the use of extremely small surface mount inductor and chip capacitors. The TLV61047 have built in 2.5ms soft start to minimize the inrush current during start up. Additional features include internal compensation, cycle by cycle current limit and thermal shutdown.

The TLV61047 is available in a SOT-23-5 DDC package.

7.2 Functional Block Diagram



Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *TLV61047*

7.3 Feature Description

7.3.1 Undervoltage Lockout

An undervoltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO falling threshold of 2.26V. A hysteresis of 160mV is added so that the device cannot be enabled again until the input voltage goes up to typical UVLO rising threshold of 2.42V. This function is implemented in order to prevent malfunctioning of the device when the input voltage is between 2.24V and 2.42V.

7.3.2 Enable and Disable

When the input voltage is above typical UVLO rising threshold of 2.42V and the EN pin is pulled high, the TLV61047 is enabled. When the EN pin is pulled low, the TLV61047 stops the PWM switch and turns off the low side switch. The EN pin has an internal pull-down resistance of $1M\Omega$, the device is disabled when the EN pin is floating. In shutdown mode, less than 0.4μ A(typical) input current is consumed.

7.3.3 Soft Start

The soft-start feature helps the regulator to gradually reach the steady state operating point, thus reducing start-up stresses and surge. When the input voltage is applied, the output capacitor is charged to VIN through the inductor and high side rectifier diode. After reaching the 2.42V (typical) UVLO rising threshold and EN logic high, the internal soft-start control circuit initiates to ramp the reference voltage with slew rate from 0V to 1.233V within 2.5ms (typical).

7.3.4 Thermal Shutdown

A thermal shutdown is implemented to prevent the damage due to the excessive heat and power dissipation. Typically, the thermal shutdown occurs at the junction temperature exceeding 170°C (typical). When the thermal shutdown is triggered, the device stops switching and recovers when the junction temperature falls below 150°C (typical).

7.4 Device Functional Modes

The TLV61047 operates at a quasi-constant frequency pulse width modulation (PWM) under heavy to light load conditions. As the load current decreases, the output of the internal error amplifier also decreases to lower the inductor peak current and delivers less power. The PWM mode can be divided into CCM-PWM mode and DCM-PWM mode based on the load conditions.

- The device operates in CCM-PWM mode with a heavy to moderate load. During this phase, the inductor current valley is always above zero.
- The device operates in DCM-PWM mode as the load continues to decrease from moderate to light. As the name DCM (Discontinuous Current Mode) suggests, an obvious characteristic of this mode is that the inductor current remains at zero for one period in each cycle. During this phase, the inductor peak current can still be reduced by the output of the internal error amplifier to maintain the balance between input and output power. This allows a suitable off-time of the low-side FET to be worked out internally to keep the switching frequency quasi-constant without pulse skipping. This phase ends when the inductor peak current decreases to I_{CALMP LOW}, which is typically 20mA.

After the peak inductor current reaches the I_{CLAMP_LOW} and the load decreases to ultra-light or even no load, the peak inductor current can't be smaller. To balance the input and output energy, the low-side FET is turned off for a prolonged period. The duration of the "zero inductor current" is much longer than in the DCM-PWM phase. This phase is called DCM-PFM mode for features of discontinuous inductor current and significantly reduced frequency. The three phases of CCM-PWM, DCM-PWM and DCM-PFM are shown in the Figure 7-1.

In work conditions where the V_{IN} is very close to the V_{OUT} , the V_{IN} V_{OUT} ratio decided turn on time may be less than the minimum turn on time, the device also enters into the DCM-PFM mode.

At light load, when T_{ON} min is triggered the device also enters DCM-PFM mode even if the inductor peak current is greater than I_{CALMP_LOW} . When the low-side FET is turned on, it remains on for a minimum time, called T_{ON} min. The inductor is energised for at least T_{ON} min time when the low-side FET is on. If the T_{ON} min is greater than the ideal time required to maintain the quasi-constant frequency, the device has to extend the off time to balance the input and output energy. So the device is in DCM-PFM mode. Under normal work conditions, the T_{ON} min triggered DCM-PFM mode is much more common than that triggered by I_{CALMP_LOW} , unless an inductor with extremely large inductance is used.




Figure 7-1. TLV61047 Functional Modes

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

TLV61047 is a boost DC/DC converter integrating a power switch and loop compensation circuits. The device has input range from 2.6V to 20V, with output voltage covers up to 28V. The TLV61047 adopts the current-mode control with adaptive constant off-time. The switching frequency is quasi-constant and internally set to either 1.6MHz (TLV61047) or 0.6MHz (TLV610471) allowing the use of extremely small surface mount inductor and capacitors. The following design procedure can be used to select component values for the TLV61047.

8.2 Typical Applications

8.2.1 12V Output Boost Converter

In this design example, TLV61047 V_{OUT} is configured as 12V with a input source from 2.6V to 9V.




Figure 8-1. Typical 12V Application

8.2.1.1 Design Requirements

For this design example, the parameters are shown in Table 8-1:

Table 8-1. Design Requirements

PARAMETERS	VALUE
Input voltage	2.6V to 9V
Output voltage	12V
Frequency	1.6MHz
Output current	0 - 600mA (When V _{IN} >= 5V)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Programming the Output Voltage

Output voltage is programmed via external resistor divider. By selecting the external resistor divider R_{FBT} and R_{FBB} , as shown in Figure 8-1, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is V_{RFF} of 1.233V.

$$R_{FBT} = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_{FBB} \tag{1}$$

where

- V_{OUT} is the desired output voltage
- V_{REF} is the internal reference voltage at the FB pin

For best accuracy, R_{FBB} should be kept smaller than $150k\Omega$ to ensure the current flowing through R_{FBB} is at least 100 times larger than the FB pin leakage current. Changing R_{FBB} towards a lower value increases the immunity against noise injection. Changing the R_{FBB} towards a higher value reduces the quiescent current for achieving higher efficiency at low load currents.

8.2.1.2.2 Inductor Selection

Because the selection of the inductor affects steady state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and DC resistance (DCR). The TLV61047 is designed to work with inductor values between 2.2µH and 10µH. Use Equation 2 to Equation 4 to calculate the peak current of the application inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margin, choose the inductor value with -30% tolerance, and a low power-conversion efficiency for the calculation. In a boost regulator, the inductor dc current can be calculated with Equation 2.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{2}$$

where

- V_{OUT} = output voltage
- I_{OUT} = output current
- V_{IN} = input voltage
- η = power conversion efficiency, use 80% for most applications

The inductor ripple current is calculated with the with the equation below for an asynchronous boost converter in continuous conduction mode (CCM).

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times (V_{OUT} + V_D - V_{IN})}{L \times f_{SW} \times (V_{OUT} + V_D)}$$
(3)

where

- ΔI_{I (P-P)} = inductor ripple current
- L = inductor value
- f_{SW} = switching frequency
- V_{OUT} = output voltage
- V_{IN} = input voltage
- V_D = the forward voltage of the Schottky diode

Therefore, the inductor peak current is calculated with the below equation.

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
 (4)

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. However, in the same way, load transient response time is increased. Table 8-2 lists the recommended inductor for the TLV61047 in the 1.6MHz configuration.

Table 8-2. Recommended Inductors for the TLV61047 at 1.6MHz Configuration

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT TYPICAL (A)	SIZE (L×W×H) (mm)	VENDOR ⁽¹⁾
SWPA5040S4R7NT	4.7	39	3.9	5 × 5 × 4	Sunlord
XAL4030-472ME	4.7	44.1	4.5	4 × 4 × 3	Coilcraft
SWPA5040S100MT	10	83	2.9	5 × 5 × 4	Sunlord
XAL4040-103ME	10	92.4	3	4 × 4 × 4	Coilcraft

(1) See Third-party Products Disclaimer

8.2.1.2.3 Input and Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by Equation 5:

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}} \tag{5}$$

where

- D_{MAX} = maximum switching duty cycle
- V_{RIPPLE} = peak to peak output voltage ripple

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used.

Take care when evaluating the derating of a ceramic capacitor under DC bias, aging, and AC signal. For example, the DC bias can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage.

TI recommends using the output capacitor with effective capacitance $10\mu F$, which covers the major applications. TI also recommends placing a small $1\mu F$ capacitor right across the rectifier diode cathode to the GND pin of the TLV61047 to reduce the high RMS current loop's inductance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output voltage ripple smaller in PWM mode. Table 8-3 lists the recommended capacitor for the TLV61047.

Table 8-3. Recommended Output Capacitors for the TLV61047

·						
PART NUMBER	C _{OUT} (μF)	RATING	PACKAGE	VENDOR ⁽¹⁾		
TMK316BLD106KL	10	25 V, X5R	1206	Taiyo Yuden		
CC1206KKX5R8BB106	10	25 V, X5R	1206	Yageo		
CGA5L1X7R1H106K160AC	10	50V, X7R	1206	TDK		

(1) See Third-party Products Disclaimer.

The ceramic capacitors are an excellent choice for the input decoupling of the step-up converter since they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10µF input capacitor or equivalent is sufficient for the most applications, larger values can be used to reduce input current ripple.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the device. Additional "bulk" capacitor (electrolytic or tantalum) in this circumstance, must be placed between C_{IN} and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_{IN} .


Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: *TLV61047*

8.2.1.2.4 Diode Rectifier Selection

A Schottky diode is the preferred type due to its low forward voltage drop and small reverse recovery charge. Low reverse leakage current is important parameter when selecting the Schottky diode. The diode must be rated to handle the maximum output voltage plus any switching node ringing. Also, it must be able to handle the average output current.

8.2.1.3 Application Curves




Product Folder Links: TLV61047

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Figure 8-9. Line Sweep



8.2.2 28V Output Boost Converter

Figure 8-8. Line Transient

In this design example, TLV61047 V_{OUT} is configured as 28V with a input source from 9V to 20V. The principles of the components selection, including the inductor, input and output capacitors diode are the same with those in the example of 12V Output Boost Converter.




Figure 8-10. Typical 28V Application

8.2.2.1 Design Requirements

Table 8-4. Design Requirements


PARAMETER	VALUE			
Input voltage	9V to 20V			
Output voltage	28V			
Frequency	1.6MHz			
Output current	0 to 600mA (When V _{IN} >= 12V)			

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: *TLV61047*




8.2.2.2 Application Curves



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



8.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.6V to 20V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47µF. Output current of the input power supply must be rated according to the supply voltage, output voltage and output current of the TLV61047.

8.4 Layout

8.4.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor must not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier diode, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor must not only to be close to the GND pin, but also to the cathode of the high side rectifier to reduce the overshoot at the SW pin.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



8.4.2 Layout Example




Figure 8-19. TLV61047 Layout

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

Copyright © 2025 Texas Instruments Incorporated

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (July 2019) to Revision A (January 2025)

Page

Changed to production data release with typical characteristics curves.
Updated Max 22 to 20.5.

- 1			

DATE	REVISION	NOTES		
November 2024	*	Initial release		

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 26-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV61047DDCR	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	047
TLV61047DDCR.A	Active	Production	SOT-23- THIN (DDC) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	047

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jan-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV61047DDCR	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jan-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV61047DDCR	SOT-23-THIN	DDC	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated