SLAS234F - JULY 1999 - REVISED JULY 2002

features


- **Dual 10-Bit Voltage Output DAC**
- **Programmable Settling Time**
 - 3 μs in Fast Mode
 - 10 μs in Slow Mode
- Compatible With TMS320 and SPI™ Serial
- **Differential Nonlinearity < 0.1 LSB Typ**
- **Monotonic Over Temperature**
- **Direct Replacement for TLC5617A**

description

The TLV5617A is a dual 10-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control bits and 10 data bits.

applications

- **Digital Servo Control Loops**
- **Digital Offset and Gain Adjustment**
- **Industrial Process Control**
- **Machine and Motion Control Devices**
- **Mass Storage Devices**



The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package in standard commercial and industrial temperature ranges.

AVAILABLE OPTIONS

	PACKAGE
TA	SOIC (D)
0°C to 70°C	TLV5617ACD
-40°C to 85°C	TLV5617AID




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.



functional block diagram



Terminal Functions

TERMINAL		1/O/D	DESCRIPTION			
NAME	NO.	I/O/P	DESCRIPTION			
AGND	5	Р	Ground			
CS	3	ı	Chip select. Digital input active low, used to enable/disable inputs.			
DIN	1	ı	Digital serial data input			
OUTA	4	0	DAC A analog voltage output			
OUTB	7	0	DAC B analog voltage output			
REF	6	ı	Analog reference voltage input			
SCLK	2	Ī	Digital serial clock input			
V_{DD}	8	Р	ositive power supply			



SLAS234F - JULY 1999 - REVISED JULY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (V _{DD} to AGND)	
Reference input voltage range	
Digital input voltage range	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating free-air temperature range, T _A : TLV5617AC	0°C to 70°C
TLV5617AI	–40°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
0 1 1 1	V _{DD} = 5 V	4.5	5	5.5	.,	
Supply voltage, V _{DD}	VDD = 5 V	V				
Power on reset, POR		0.55		2	V	
	V _{DD} = 2.7 V	2				
High-level digital input voltage, V _{IH}	V _{DD} = 5.5 V	2.4			V	
	V _{DD} = 2.7 V			0.6	٧	
ow-level digital input voltage, V _{IL}	V _{DD} = 5.5 V			1		
B (V _{DD} = 5 V (see Note 1)	AGND	2.048	V _{DD} -1.5	.,	
Reference voltage, V _{ref} to REF terminal	V _{DD} = 3 V (see Note 1)	AGND	1.024	5.5 3.3 2 0.6 1 V _{DD} -1.5 V _{DD} -1.5	V	
Load resistance, R _L	•	2			kΩ	
Load capacitance, C _L				100	pF	
Clock frequency, fCLK	resistance, R _L capacitance, C _L frequency, f _{CLK}			20	MHz	
	TLV5617AC	0		70	00	
Operating free-air temperature, T _A	TLV5617AI	-40	4.5 5 5.5 2.7 3 3.3 0.55 2 2 2.4 0.6 1 AGND 2.048 V _{DD} -1.5 AGND 1.024 V _{DD} -1.5 2 100 20 0 70	°C		

NOTE 1: Due to the x2 output buffer, a reference input voltage \geq (V_{DD}-0.4 V)/2 causes clipping of the transfer function.



SLAS234F - JULY 1999 - REVISED JULY 2002

electrical characteristics over recommended operating conditions (unless otherwise noted)

power supply

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS				
1	Douger oursely oursest	No load, All inputs = AGND or V _{DD} ,	Fast		1.6	2.5	A
IDD	Power supply current	DAC latch = 0x800	Slow		0.6	1	mA
	Power down supply current				1		μΑ
PSRR	Development and address and a	Zero scale, See Note 2		-65		-in	
	Power supply rejection ratio	Full scale, See Note 3		-65		dB	

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V_{DD} and is given by:

 $\mathsf{PSRR} = 20 \log \left[(\mathsf{E}_{ZS}(\mathsf{V}_{DD}\mathsf{max}) - \mathsf{E}_{ZS}(\mathsf{V}_{DD}\mathsf{min}) / \mathsf{V}_{DD}\mathsf{max} \right]$

3. Power supply rejection ratio at full scale is measured by varying VDD and is given by: $PSRR = 20 log [(E_G(V_{DD}max) - E_G(V_{DD}min)/V_{DD}max]]$

static DAC specifications

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution						bits
INL	Integral nonlinearity	See Note 4			±0.7	±1	LSB
DNL	Differential nonlinearity	See Note 5		±0.1	±0.5	LSB	
EZS	Zero-scale error (offset error at zero scale)	See Note 6			±12	mV	
E _{ZS} TC	Zero-scale-error temperature coefficient	See Note 7			3		ppm/°C
_	Onia anno	One Nata O	$V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$			±0.6	% full
EG	Gain error	See Note 8			±0.29	scale V	
E _G T _C	Gain-error temperature coefficient	See Note 9			1		ppm/°C

- NOTES: 4. The relative accuracy of integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effects of zero-code and full-scale errors.
 - 5. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes.
 - 6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
 - Zero-scale-error temperature coefficient is given by: E_{ZS} TC = [E_{ZS} (T_{max}) E_{ZS} (T_{min})]/2V_{ref} × 10⁶/(T_{max} T_{min}).
 Gain error is the deviation from the ideal output (2V_{ref} 1 LSB) with an output load of 10 kΩ.
 Gain temperature coefficient is given by: E_G T_C = [E_G (T_{max}) E_g (T_{min})]/2V_{ref} × 10⁶/(T_{max} T_{min}).

output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧o	Output voltage range	$R_L = 10 \text{ k}\Omega$			V _{DD} -0.4	V
	Output load regulation accuracy	$V_{\Omega} = 4.096 \text{ V}, 2.048 \text{ V}, R_{I} = 2 \text{ k}\Omega \text{ to } 10 \text{ k}\Omega$		±0.1		% FS

reference input

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
٧ı	Input voltage range			0		V _{DD-1.5}	V
RI	Input resistance			10			ΜΩ
Cl	Input capacitance				5		pF
	Defenses input handwidth	DEE 0.0 V . 4.004 V do	Fast		1.3		MHz
	Reference input bandwidth	REF = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$	Slow		525		kHz
	Reference feedthrough	REF = 1 V _{pp} at 1 kHz + 1.024 V dc (see Note		-80		dB	

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.



SLAS234F - JULY 1999 - REVISED JULY 2002

electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued)

digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lн	High-level digital input current	$V_I = V_{DD}$			1	μΑ
IIL	Low-level digital input current	V _I = 0 V	-1			μΑ
Ci	Input capacitance			8		pF

analog output dynamic performance

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Output calling the a full casts	D 4010	O 400 = F O - Note 44	Fast		1	3	_
ts(FS)	Output settling time, full scale	$R_L = 10 \text{ k}\Omega$	C _L = 100 pF, See Note 11	Slow		3	10	μs
	Output and a sufficient for a suitable and a	D 4010	O 400 = F O - Note 40	Fast		1		_
ts(CC)	Output settling time, code to code	de $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See Note 12		Slow		2		μs
	0	5 4010	0 400 5.0 N / 40	Fast		3		
SR	Slew rate	$R_L = 10 \text{ k}\Omega$	C _L = 100 pF, See Note 13	Slow		0.5		V/μs
	Glitch energy	DIN = 0 to 1,	FCLK = 100 kHz, $\overline{\text{CS}}$ = V _{DD}			5		nV-s
SNR	Signal-to-noise ratio					68		
SINAD	Signal-to-noise + distortion	f _S = 102 kSPS,	$f_S = 102 \text{ kSPS}, f_{Out} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega,$			65		ı.
THD	Total harmonic distortion	C _L = 100 pF	-			-62		dB
SFDR	Spurious free dynamic range					64		

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDC and 0xFDC to 0x020 respectively. Not tested, assured by design.



^{12.} Settling time is the time for the output signal to remain within \pm 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

^{13.} Slew rate determines the time it takes for a change of the DAC output from 10% to 90% of full-scale voltage.

digital input timing requirements

		MIN	NOM	MAX	UNIT	
	Octor for Other transfer of the control of the Other transfer	$V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$	10			
tsu(CS–CK)	Setup time, $\overline{\text{CS}}$ low before first negative SCLK edge	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$	5			ns
t _{su} (C16-CS)	Setup time, 16 th negative SCLK edge before CS rising edge	ge	10			ns
t _{wH}	SCLK pulse width high	25			ns	
t _{wL}	SCLK pulse width low		25			ns
	Outron Constitute and the form OOLK follows a day	$V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$	10			
tsu(D)	Setup time, data ready before SCLK falling edge	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$	5			ns
4	Held time date held valid often CCI I/ felling adars	$V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$	10			
^t h(D)	Hold time, data held valid after SCLK falling edge	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$	5			ns

timing requirements




Figure 1. Timing Diagram



TYPICAL CHARACTERISTICS





Figure 2



OUTPUT VOLTAGE vs **LOAD CURRENT** 4.105 V_{DD}=5 V V_{REF}=2 V 5-V Slow Mode, SOURCE 4.100 Full scale V_O-Output Voltage - V 4.095 5-V Fast Mode, SOURCE 4.090 4.085 4.080 4.075 4.070 0 -0.02 -0.04 -0.1 -0.2 -0.4 -0.8 -1 -2

Figure 3

Load Current - mA







Figure 5

TYPICAL CHARACTERISTICS

SUPPLY CURRENT FREE-AIR TEMPERATURE 1.8 V_{DD}=3 V V_{REF}=1 V 1.6 Full scale **Fast Mode** 1.4 I DD - Supply Current - mA 1.2 1.0 8.0 Slow Mode 0.6 0.4 0.2 0.0 -40 -20 0 20 40 60 80 100 120 TA - Free-Air Temperature - C Figure 6







TYPICAL CHARACTERISTICS

INTEGRAL NONLINEARITY ERROR





Figure 10

DIFFERENTIAL NONLINEARITY ERROR



APPLICATION INFORMATION

general function

The TLV5617A is a dual 10-bit, single-supply DAC, based on a resistor-string architecture. It consists of a serial interface, speed and power-down control logic, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by the reference) is given by:

$$2 REF \frac{CODE}{2^n} [V]$$

Where REF is the reference voltage and CODE is the digital input value within the range of 0_{10} to 2^n –1, where n=10 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data* format section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

serial interface

A falling edge of \overline{CS} starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or \overline{CS} rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 12 shows examples of how to connect the TLV5617A to TMS320, SPI, and Microwire.




Figure 12. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to \overline{CS} . If the word width is 8 bits (SPI and Microwire) two write operations must be performed to program the TLV5617A. After the write operation(s), the holding registers or the control register of the DAC update automatically on the rising \overline{CS} edge, ending the write cycle to the DAC. Note: After transfer of the LSB during a data or control write cycle, one additional rising edge on SCLK is required to reset the internal state machine. This edge can occur when \overline{CS} is high or low, but must occur before the next falling \overline{CS} edge that begins the following write cycle. Refer to the timing diagram for more information.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5617A should also be considered.



APPLICATION INFORMATION

data format

The 16-bit data word for the TLV5617A consists of two parts:

• Program bits (D15..D12)

New data (D11..D0)

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Γ	R1	SPD	PWR	R0	MSB		10 Data bits LSB						0	0		

SPD: Speed control bit $1 \rightarrow$ fast mode $0 \rightarrow$ slow mode PWR: Power control bit $1 \rightarrow$ power down $0 \rightarrow$ normal operation On power up, SPD and PWD are reset to 0 (slow mode and normal operation)

The following table lists all possible combinations of register-select bits:

register-select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Reserved

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

examples of operation

Set DAC A output, select fast mode:

Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0				Nev	v DAC A	output va	alue				0	0

The DAC A output is updated on the rising clock edge after D0 is sampled.

Set DAC B output, select fast mode:

Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0			New E	BUFFER	content a	nd DAC	B output	value			0	0

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode:
 - 1. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1					New DAC	B value					0	0

2. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0				l	New DAC	A value					0	0



APPLICATION INFORMATION

examples of operation (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

Set powerdown mode:

ĺ	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	Χ	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

X = Don't care

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 13.




Figure 13. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

definitions of specifications and terminology

integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.



SLAS234F - JULY 1999 - REVISED JULY 2002

definitions of specifications and terminology (continued)

zero-scale error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

gain error (E_G)

Gain error is the error in slope of the DAC transfer function.

total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.



www.ti.com

30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TLV5617ACD	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5617
TLV5617ACD.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5617
TLV5617ACDG4	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5617
TLV5617ACDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5617
TLV5617ACDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5617
TLV5617AID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5617
TLV5617AID.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5617
TLV5617AIDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5617
TLV5617AIDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5617

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV5617AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 23-May-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TLV5617AIDR	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV5617ACD	D	SOIC	8	75	505.46	6.76	3810	4
TLV5617ACD.A	D	SOIC	8	75	505.46	6.76	3810	4
TLV5617ACDG4	D	SOIC	8	75	505.46	6.76	3810	4
TLV5617AID	D	SOIC	8	75	505.46	6.76	3810	4
TLV5617AID.A	D	SOIC	8	75	505.46	6.76	3810	4



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated