











# TLV376, TLV2376, TLV4376

SBOS755-OCTOBER 2016

# TLVx376 Low Offset and Drift, Low-Noise, **Precision Operational Amplifiers for Cost-Sensitive Systems**

# **Features**

Low Noise: 8 nV/\(\sqrt{Hz}\) at 1 kHz 0.1-Hz to 10-Hz Noise: 1.6  $\mu V_{PP}$ Quiescent Current: 815 µA (typical)

Low Offset Voltage (typical):

Single and Dual Versions: 40 µV

Quad Version: 50 μV

Gain Bandwidth Product: 5.5 MHz

Rail-to-Rail Input and Output

Single-Supply Operation

Supply Voltage: 2.2 V to 5.5 V

Industry-Standard Packages:

SOT-23, SOIC, VSSOP, TSSOP

# 2 Applications

- Solar Inverters
- Medical Instrumentation
- **ADC Buffers**
- Handheld Test Equipment
- Active Filtering
- Sensor Conditioning

# 3 Description


The TLVx376 family represents a new generation of low-noise operational amplifiers with e-trim™, offering both excellent dc precision and ac performance. Railto-rail input and output, low offset (125 μV, maximum), low noise (8 nV/\(\sqrt{Hz}\)), a quiescent current of 1.2 mA (maximum), and a 5.5-MHz bandwidth with a fast slew rate of 2 V/us make this family of devices very attractive for a variety of precision and portable applications. In addition, these devices have a reasonably wide supply range with excellent PSRR, making the family ideal for applications that run directly from batteries without regulation.

The TLV376 (single version) is available in SOT-23-5 and SOIC-8 packages. The TLV2376 (dual) is offered in VSSOP-8 and SOIC-8 packages. The TLV4376 (quad) is offered in a TSSOP-14 package. All versions are specified for operation from -40°C to +125°C.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV376	SOIC (8)	4.90 mm × 3.91 mm
ILV3/6	SOT-23 (5)	2.90 mm × 1.60 mm
TLV2376	SOIC (8)	4.90 mm × 3.91 mm
1LV2376	VSSOP (8)	3.00 mm × 3.00 mm
TLV4376	PW (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.



#### OFFSET VOLTAGE PRODUCTION DISTRIBUTION





www.ti.com

# **Table of Contents**

1	Features 1	7.4 Device Functional Modes14
2	Applications 1	8 Application and Implementation 15
3	Description 1	8.1 Application Information
4	Revision History2	8.2 Typical Application18
5	Pin Configuration and Functions	9 Power Supply Recommendations 19
6	Specifications5	10 Layout 19
•	6.1 Absolute Maximum Ratings 5	10.1 Layout Guidelines19
	6.2 ESD Ratings	10.2 Layout Example20
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 2
	6.4 Thermal Information: TLV3766	11.1 Device Support2
	6.5 Thermal Information: TLV2376 6	11.2 Documentation Support2
	6.6 Thermal Information: TLV4376	11.3 Related Links22
	6.7 Electrical Characteristics	11.4 Receiving Notification of Documentation Updates 22
	6.8 Typical Characteristics	11.5 Community Resources
7	Detailed Description 12	11.6 Trademarks
-	7.1 Overview	11.7 Electrostatic Discharge Caution
	7.2 Functional Block Diagram	11.8 Glossary
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information2


# 4 Revision History

DATE	REVISION	NOTES
October 2016	*	Initial release.




# 5 Pin Configuration and Functions

#### TLV376: DBV Package 5-Pin SOT23 Top View




#### TLV376: D Package 8-Pin SOIC Top View



### Pin Functions: TLV376

PIN		1/0	DESCRIPTION	
NAME	DBV	D	I/O	DESCRIPTION
-IN	4	2	I	Negative input signal
+IN	3	3	I	Positive input signal
NC	_	1, 5, 8	1	No connection
OUT	1	6	0	Output signal
V-	2	4	_	Negative supply voltage
V+	5	7	I	Positive supply voltage

#### TLV2376: D and DGK Packages 8-Pin SOIC and 8-Pin VSSOP Top View




### Pin Functions: TLV2376

PIN		I/O	DESCRIPTION	
NAME	D, DGK	1/0	DESCRIPTION	
-IN A	2	ı	Inverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN A	3	I	Noninverting input, channel A	
+IN B	5	I	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V-	4	_	Negative supply voltage	
V+	8	_	Positive supply voltage	

Copyright © 2016, Texas Instruments Incorporated

#### TLV4376: PW Package 14-Pin TSSOP Top View



# Pin Functions: TLV4376

PIN		1/0	DESCRIPTION		
NAME	PW	I/O	DESCRIPTION		
-IN A	2	0	Inverting input, channel A		
–IN B	6	0	Inverting input, channel B		
-IN C	9	0	Inverting input, channel C		
–IN D	13	0	Inverting input, channel D		
+IN A	3	I	Noninverting input, channel A		
+IN B	5	1	Noninverting input, channel B		
+IN C	10	1	Noninverting input, channel C		
+IN D	12	1	Noninverting input, channel D		
OUT A	1	0	Output, channel A		
OUT B	7	0	Output, channel B		
OUT C	8	0	Output, channel C		
OUT D	14	0	Output, channel D		
V-	11	_	Negative supply voltage		
V+	4	_	Positive supply voltage		

www.ti.com

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
\/alta==	Supply, $V_S = (V+) - (V-)$		7	V
Voltage	Signal input pin <sup>(2)</sup>	(V-) - 0.5	(V+) + 0.5	V
Current	Signal input pin <sup>(2)</sup>	-10	10	mA
	Output short-circuit (3)	Cont	Continuous	
	Specified, T <sub>A</sub>	-40	125	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	<b>–</b> 65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	.,	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage // (//) (//)	Single supply	2.2	5.5	V
Supply voltage, $V_S = (V+) - (V-)$	Dual supply	±1.1	±2.75	V
T <sub>A</sub> Specified temperature range		-40	125	°C

<sup>(2)</sup> Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

<sup>(3)</sup> Short-circuit to ground, one amplifier per package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# TEXAS INSTRUMENTS

### 6.4 Thermal Information: TLV376

		TL	TLV376		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT-23)	UNIT	
		8 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.1	273.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.4	126.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	41.0	85.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	4.8	10.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	40.3	84.9	°C/W	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Thermal Information: TLV2376

		TI	TLV2376			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT		
		8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	111.1	171.2	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.7	63.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	51.7	92.8	°C/W		
ΨJΤ	Junction-to-top characterization parameter	10.5	9.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	51.2	91.2	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.6 Thermal Information: TLV4376

		TLV4376	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	51.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback



# 6.7 Electrical Characteristics

at  $T_A$  = 25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET	VOLTAGE						
		TLV376, TLV2376		40	100	μV	
Vos	Input offset voltage	TLV4376 50					
dV <sub>OS</sub> /dT	Offset voltage vs temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1.0		μV/°C	
PSRR	Power-supply rejection ratio	$V_S = 2.2 \text{ V to } 5.5 \text{ V}, V_{CM} < (V+) - 1.3 \text{ V}$	84	110		dB	
	Channel separation, dc	TLV2376, TLV4376		0.5		mV/V	
INPUT BI	AS CURRENT						
_				0.3		pA	
I <sub>B</sub>	Input bias current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	See Typical	See Typical Characteristics			
I <sub>os</sub>	Input offset current			0.2		pA	
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz		2.2		μV <sub>PP</sub>	
en	Input voltage noise density	f = 1 kHz		8.0		nV/√ <del>Hz</del>	
in	Input current noise	f = 1 kHz		2		fA/√ <del>Hz</del>	
	DLTAGE RANGE						
V <sub>CM</sub>	Common-mode voltage range		(V-) - 0.1		(V+) + 0.1	V	
CMRR	Common-mode rejection ratio	(V-) < V <sub>CM</sub> < (V+) - 1.3 V	72	88	,	dB	
INPUT CA	APACITANCE	( ) Oil ( )					
	Differential			6.5		pF	
	Common-mode			13		pF	
OPEN-LO	OOP GAIN						
A <sub>OL</sub>	Open-loop voltage gain	100 mV < $V_0$ < (V+) – 100 mV, $R_L$ = 2 kΩ	100	126		dB	
	NCY RESPONSE (C <sub>L</sub> = 100 pF, V <sub>S</sub> = 5						
GBW	Gain-bandwidth product			5.5		MHz	
SR	Slew rate	G = 1		2		V/µs	
	0.0	To 0.1%, 2-V step , G = 1		1.6		τ,μο	
$t_S$	Settling time	To 0.01%, 2-V step , G = 1				μs	
	Overload recovery time	$V_{IN} \times gain > V_{S}$		0.33		μS	
THD+N	Total harmonic distortion + noise	$V_0 = 1 V_{RMS}, G = 1, f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$	0.0	0.00		μο	
OUTPUT	Total Harmonio diotottori i Holoc	VO = 1 VRMS, O = 1, 1 = 1 KH2, KL = 10 KH2	0	300070			
0011 01	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega$		10	20	mV	
	voltage output swiling from rail	Sourcing		30			
I <sub>SC</sub>	Short-circuit current	Sinking		<del>-</del> 50		mA	
C <sub>LOAD</sub>	Capacitive load drive	Ciritally	See Typical		rietice		
R <sub>O</sub>	Open-loop output impedance		See Typical	150	118008	Ω	
POWER S				130			
V <sub>S</sub>	Specified voltage range		2.2		5.5	V	
٧S				to 5.5	5.5	V	
	Operating voltage range	1 - 0 mA V - 5 5 V V - 4 (VI) - 4 2 V			1200	-	
I <sub>Q</sub> TEMPER	Quiescent current per amplifier	$I_{O} = 0 \text{ mA}, V_{S} = 5.5 \text{ V}, V_{CM} < (V+) - 1.3 \text{ V}$		815	1200	μА	
I EIVIPEK/			40		105	°C	
	Specified range		-40		125	٠.	

Copyright © 2016, Texas Instruments Incorporated

Common-Mode

Rejection Ratio


1M

10M

100k

# 6.8 Typical Characteristics

at  $T_A = 25^{\circ}C$ ,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$  connected to  $V_S$  / 2,  $V_{CM} = V_S$  / 2, and  $V_{OUT} = V_S$  / 2 (unless otherwise noted)






Figure 5. Input Voltage Noise Spectral Density




Figure 4. 0.1-Hz to 10-Hz Input Voltage Noise





Figure 6. Total Harmonic Distortion + Noise vs Frequency



# **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$  connected to  $V_S$  / 2,  $V_{CM} = V_S$  / 2, and  $V_{OUT} = V_S$  / 2 (unless otherwise noted)







Figure 7. Common-Mode Rejection Ratio vs Temperature

Figure 8. Quiescent Current vs Temperature







Figure 9. Quiescent and Short-Circuit Current vs Supply Voltage

Figure 10. Short-Circuit Current vs Temperature






Figure 11. Input Bias Current vs Temperature

Figure 12. Output Voltage vs Output Current

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$  connected to  $V_S$  / 2,  $V_{CM} = V_S$  / 2, and  $V_{OUT} = V_S$  / 2 (unless otherwise noted)




Figure 13. Offset Voltage Production Distribution Histogram




Figure 14. Offset Voltage Drift Production Distribution Histogram (–40°C to 125°C)




Figure 15. Maximum Output Voltage vs Frequency




Figure 16. Small-Signal Overshoot vs Load Capacitance




Figure 17. Small-Signal Pulse Response





Figure 18. Large-Signal Pulse Response

www.ti.com

# **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$  connected to  $V_S$  / 2,  $V_{CM} = V_S$  / 2, and  $V_{OUT} = V_S$  / 2 (unless otherwise noted)






Figure 19. Settling Time vs Closed-Loop Gain

Figure 20. Channel Separation vs Frequency




Figure 21. Open-Loop Output Resistance vs Frequency

Submit Documentation Feedback


# **INSTRUMENTS**

# 7 Detailed Description

#### 7.1 Overview

The TLVx376 family belongs to a new generation of low-noise operational amplifiers with e-trim™, giving customers outstanding dc precision and ac performance. Low noise, rail-to-rail input and output, and low offset, drawing a low guiescent current, make these devices ideal for a variety of precision and portable applications. In addition, this family of devices have a wide supply range with excellent PSRR, making the TLVx376 a suitable option for applications that are battery-powered without regulation.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

# 7.3 Feature Description

The TLVx376 family of precision amplifiers offers excellent dc performance as well as excellent ac performance. Operating from a single power supply, the TLVx376 is capable of driving large capacitive loads, has a wide input common-mode voltage range, and is well-suited to drive the inputs of successive-approximation register (SAR) analog-to-digital converters (ADCs) as well as 24-bit and higher resolution converters. All devices feature internal ESD protection. The TLVx376 family is offered in a variety of industry-standard packages for applications that require space savings.

#### 7.3.1 Operating Voltage

The TLVx376 family of amplifiers operate over a power-supply range of 2.2 V to 5.5 V (±1.1 V to ±2.75 V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

#### 7.3.2 Capacitive Load and Stability

The TLVx376 series of amplifiers can be used in applications where driving a capacitive load is required. As with all op amps, there can be specific instances where the TLVx376 can become unstable, leading to oscillation. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation or not. An op amp in the unity-gain (+1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The phase margin reduces when the capacitive loading increases.

Submit Documentation Feedback




# **Feature Description (continued)**

#### 7.3.3 Input Offset Voltage and Input Offset Voltage Drift

The TLVx376 family of operational amplifiers is manufactured using TI's e-trim<sup>™</sup> technology. Each amplifier is trimmed in production, thereby minimizing errors associated with input offset voltage and input offset voltage drift. The e-trim<sup>™</sup> technology is a TI proprietary method of trimming internal device parameters during either wafer probing or final testing.

The TLVx376 in a unity-gain configuration can directly drive up to 250 pF of pure capacitive load. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 16. In unity-gain configurations, capacitive load drive can be improved by inserting a small (10  $\Omega$  to 20  $\Omega$ ) resistor, R<sub>S</sub>, in series with the output, as shown in Figure 22. This resistor significantly reduces ringing and maintains dc performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R<sub>S</sub> / R<sub>L</sub>, and is generally negligible at low output current levels.



Copyright © 2016, Texas Instruments Incorporated

Figure 22. Improving Capacitive Load Drive

# 7.3.4 Common-Mode Voltage Range

The input common-mode voltage range of the TLVx376 series extends 100 mV beyond the supply rails. The offset voltage of the amplifier is very low, from approximately (V-) to (V+)-1 V, as shown in Figure 23. The offset voltage increases when common-mode voltage exceeds (V+)-1 V. Common-mode rejection is specified from (V-) to (V+)-1.3 V.




Figure 23. Offset and Common-Mode Voltage

Copyright © 2016, Texas Instruments Incorporated

# **Feature Description (continued)**


Parameters that can vary across the common-mode voltage range are listed in Table 1.

Table 1. Parameters With Variation Across the Common-Mode Voltage Range

PARAMETER		(V-) - 0.1 V < V <sub>CM</sub> < (V+) - 1.3 V	$(V+) - 1.3 V < V_{CM} < (V+) + 0.1 V$	UNIT						
	PARAWEIER	TYP	TYP	ONIT						
OFFSET '	OFFSET VOLTAGE									
Vos	Input offset voltage	40	2500	μV						
dV <sub>OS</sub> /dT	Offset voltage vs temperature	1	25	μV/°C						
OPEN LO	OPEN LOOP GAIN									
A <sub>OL</sub>	Open-loop voltage gain	126	96	dB						
INPUT VO	DLTAGE RANGE									
CMRR	Common-mode rejection ratio	88	43	dB						
FREQUE	NCY RESPONSE									
GBW	Gain-bandwidth product	5.5	5.5	MHz						
PM	Phase margin	72	72	Degrees						
SR	Slew rate, G = 1	2	1.1	V/μs						
NOISE										
e <sub>n</sub>	Input voltage noise density, f = 1 kHz	8	135	nV/√ <del>Hz</del>						
i <sub>n</sub>	Input current noise, f = 1 kHz	2	47	fA/√Hz						

### 7.3.5 Input and ESD Protection

The TLVx376 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. Figure 24 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input. In noise-sensitive applications, the value of this resistor must be as low as possible.



Copyright © 2016, Texas Instruments Incorporated

Figure 24. Input Current Protection

#### 7.4 Device Functional Modes

The TLVx376 family has a single functional mode and is operational when the power-supply voltage is greater than 2.2 V (±1.1 V). The maximum power-supply voltage for the TLVx376 family is 5.5 V (±2.75 V).

Submit Documentation Feedback



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV376 family of operational amplifiers is built using e-trim<sup>TM</sup>, a proprietary technique in which offset voltage is adjusted during the final steps of manufacturing. This technique compensates for performance shifts that can occur during the molding process. Through e-trim<sup>TM</sup>, the TLV376 family delivers excellent offset voltage (40  $\mu$ V, typical). Additionally, the amplifier boasts a fast slew rate, low drift, low noise, and excellent PSRR and A<sub>OL</sub>. These 5.5-MHz CMOS op amps only consume 815- $\mu$ A (typical) quiescent current.

#### 8.1.1 Operating Characteristics

The TLVx376 family of amplifiers has parameters that are fully specified from 2.2 V to 5.5 V ( $\pm$ 1.1 V to  $\pm$ 2.75 V). Many of the specifications apply from  $-40^{\circ}$ C to  $\pm$ 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

# 8.1.2 Basic Amplifier Configurations

The TLVx376 family is unity-gain stable. The TLVx376 does not exhibit output phase inversion when the input is overdriven. A typical single-supply connection is shown in Figure 25. The TLV376 is configured as a basic inverting amplifier with a gain of -10 V/V. This single-supply connection has an output centered on the common-mode voltage,  $V_{CM}$ . For the circuit shown, this voltage is 2.5 V, but can be any value within the common-mode input voltage range.




Figure 25. Basic Single-Supply Connection

# Application Information (continued)

#### 8.1.3 Active Filtering

The TLVx376 family is well-suited for filter applications requiring a wide-bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 26 shows a 50-kHz, 2nd-order, low-pass filter. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is –40 dB per decade. The Butterworth response is ideal for applications requiring predictable gain characteristics (such as the antialiasing filter used ahead of an ADC).





Figure 26. Second-Order, Butterworth, 50-kHz, Low-Pass Filter

## 8.1.4 Driving an Analog-to-Digital Converter

The low-noise and wide-gain bandwidth of the TLVx376 family make these devices ideal for driving ADCs. Figure 27 shows the TLV376 driving an ADS8327, a 16-bit, 250-kSPS converter. The amplifier is connected as a unity-gain, noninverting buffer.



Copyright © 2016, Texas Instruments Incorporated

NOTE: Suggested value; may require adjustment based on specific application.

Figure 27. Driving an ADS8327

S Submit Documentation Feedback



# **Application Information (continued)**

#### 8.1.5 Phantom-Powered Microphone

The circuit shown in Figure 28 depicts how a remote microphone amplifier can be powered by a phantom source on the output side of the signal cable. The cable serves double duty, carrying both the differential output signal from and dc power to the microphone amplifier stage.

A TLV2376 serves as a single-ended input to a differential output amplifier with a 6-dB gain. Common-mode bias for the two op amps is provided by the dc voltage developed across the electret microphone element. A 48-V phantom supply is reduced to 5.1 V by the series 6.8-k $\Omega$  resistors on the output side of the cable, and the 4.7 k $\Omega$  and zener diode on the input side of the cable. AC coupling blocks the different dc voltage levels from each other on each end of the cable.

An INA163 instrumentation amplifier provides differential inputs and receives the balanced audio signals from the cable. The INA163 gain can be set from 0 dB to 80 dB by selecting the  $R_{\rm G}$  value. The INA163 circuit is typical of the input circuitry used in mixing consoles.





Figure 28. Phantom-Powered Electret Microphone

# TEXAS INSTRUMENTS

#### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 29. Second-Order, Low-Pass Filter

# 8.2.1 Design Requirements

Low-pass filters are commonly employed in signal-processing applications to reduce noise and prevent aliasing. The TLV376 is ideally suited to construct high-speed, high-precision active filters. Figure 29 shows a second-order, low-pass filter commonly encountered in signal-processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- · Second-order Chebyshev filter response with 3-dB gain peaking in the passband

#### 8.2.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in the *Application Curve* section. Use Equation 1 to calculate the voltage transfer function.

$$\frac{Output}{Input}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5}$$
 (1)

This circuit in Figure 29 produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2:

Gain = 
$$\frac{R_4}{R_1}$$
  
 $f_C = \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)}$  (2)

Software tools are readily available to simplify filter design. The WEBENCH® filter designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® filter designer allows optimized filter designs to be created by using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® design center, the WEBENCH® filter designer allows complete multistage active filter solutions to be designed, optimized, and simulated within minutes.

Submit Documentation Feedback



# **Typical Application (continued)**

#### 8.2.3 Application Curve




Figure 30. Measured Frequency Response of the Second-Order, Low-Pass Filter

# 9 Power Supply Recommendations

The TLVx376 family of devices are specified for operation from 2.2 V to 5.5 V (±1.1 V to ±2.75 V); many specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

# 10 Layout

#### 10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-equivalent series resistance (ESR), 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
  planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise
  pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the
  ground current. For more detailed information, see the Circuit Board Layout Techniques application
  report.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 32, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.

### **Layout Guidelines (continued)**

Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is
recommended to remove moisture introduced into the device packaging during the cleaning process. A
low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

# 10.2 Layout Example




Figure 31. Schematic Representation of Figure 32




Figure 32. Layout Example

20



# 11 Device and Documentation Support

# 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 TINA-TI™ (Free Software Download)

TINA-TI<sup>TM</sup> is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI<sup>TM</sup> is a free, fully-functional version of the TINA-TI<sup>TM</sup> software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TI<sup>TM</sup> provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI<sup>TM</sup> offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI™ software be installed. Download the free TINA-TI™ software from the TINA-TI™ folder.

#### 11.1.1.2 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at www.ti.com/ww/en/analog/precision-designs/.

### 11.1.1.3 WEBENCH® Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- Circuit Board Layout Techniques Application Report (SLOA089)
- Operational amplifier gain stability, Part 3: AC gain-error analysis Application Report (SLYT383)
- Operational amplifier gain stability, Part 2: DC gain-error analysis Application Report (SLYT374)
- Using infinite-gain, MFB filter topology in fully differential active filters Application Report (SLYT343)
- Op Amp Performance Analysis Application Report (SBOA054)
- Single-Supply Operation of Operational Amplifiers Application Report (SBOA059)
- Tuning in Amplifiers Application Report (SBOA067)
- Shelf-Life Evaluation of Lead-Free Component Finishes Application Report (SZZA046)
- ADS832x Low Power, 16-Bit, 500-kHz, Single/Dual Unipolar Input, Analog-to-Digital Converters With Serial Interface (SLAS415)
- REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference (SBOS410)
- INA163 Low-Noise, Low-Distortion Instrumentation Amplifier (SBOS177)
- ADS7822 12-Bit, 200kHz, microPower Sampling Analog-to-Digital Converter (SBAS062)

# **ISTRUMENTS**

#### 11.3 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV376	Click here	Click here	Click here	Click here	Click here
TLV2376	Click here	Click here	Click here	Click here	Click here
TLV4376	Click here	Click here	Click here	Click here	Click here

# 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

e-trim, TINA-TI, E2E are trademarks of Texas Instruments.

DesignSoft is a trademark of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

# **Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

www.ti.com

8-Aug-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLV2376IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13F6
TLV2376IDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13F6
TLV2376IDGKRG4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13F6
TLV2376IDGKRG4.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13F6
TLV2376IDGKT	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13F6
TLV2376IDGKT.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13F6
TLV2376IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 2376
TLV2376IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 2376
TLV376IDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN   NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12J
TLV376IDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	12J
TLV376IDBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	12J
TLV376IDBVT	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12J
TLV376IDBVT.A	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	12J
TLV376IDBVT.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	12J
TLV376IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 15M
TLV376IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 15M
TLV376IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 15M
TLV4376IPWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4376
TLV4376IPWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4376
TLV4376IPWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4376
TLV4376IPWRG4.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4376

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



# PACKAGE OPTION ADDENDUM

www.ti.com 8-Aug-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 13-Aug-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2376IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2376IDGKRG4	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2376IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2376IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV376IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV376IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV376IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV376IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV376IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4376IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV4376IPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 13-Aug-2025



\*All dimensions are nominal

All difficultions are norminal							To the state of th
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2376IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV2376IDGKRG4	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV2376IDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
TLV2376IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV376IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV376IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV376IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV376IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV376IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV4376IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TLV4376IPWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated