

TLV323x-Q1 20ns High-Speed Comparator with Rail-to-Rail Input

1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: -40°C to 125°C ambient operating temperature range
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C2B
- Propagation delay: 20ns
- Input offset voltage: $\pm 4\text{mV}$ maximum
- Low supply current: $200\mu\text{A}$ per channel
- Input voltage range extends 100mV beyond either rail
- Internal hysteresis: 1.55mV
- Power-on-reset provides a known startup condition (Dual channel only)
- Push-pull output

2 Applications

- [Telematics eCall](#)
- [Automotive head unit](#)
- [Instrument Cluster](#)
- [On-board \(OBC\) & wireless chargers](#)

3 Description

The TLV323x-Q1 are a family of 5V single and dual channel comparators with push-pull outputs. The family has an excellent speed-to-power combination with a propagation delay of 20ns and a full supply voltage range of 2.7V to 5V with a quiescent supply current of only $200\mu\text{A}$ per channel.


Likewise, the TLV323x-Q1 are conveniently available in standard leaded and leadless packages with features such as rail-to-rail inputs, low offset voltage, and large output drive current. These features along with fast response time make the comparators well-suited for current sensing, zero-cross detection, and a variety of other applications where precision and speed is critical.

All devices are specified for operation across the expanded temperature range of -40°C to 125°C .


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM) ⁽²⁾
TLV3231-Q1	SC-70 (5)	$1.25\text{mm} \times 2.00\text{mm}$
	SOT-23 (5)	$1.60\text{mm} \times 2.90\text{mm}$
TLV3232-Q1	VSSOP (8)	$3.00\text{mm} \times 3.00\text{mm}$
	WSOP (8)	$2.00\text{mm} \times 2.00\text{mm}$

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length \times width) is a nominal value and includes pins, where applicable.



Block Diagram



Low-Side Current Sensing




Table of Contents

1 Features	1	6.3 Feature Description.....	15
2 Applications	1	6.4 Device Functional Modes.....	15
3 Description	1	7 Application and Implementation	17
4 Pin Configuration and Functions	3	7.1 Application Information.....	17
Pin Configurations: TLV3231 and TLV3232.....	3	7.2 Typical Applications.....	20
5 Specifications	5	7.3 Power Supply Recommendations.....	21
5.1 Absolute Maximum Ratings.....	5	7.4 Layout.....	21
5.2 ESD Ratings.....	5	8 Device and Documentation Support	23
5.3 Recommended Operating Conditions.....	5	8.1 Documentation Support.....	23
5.4 Thermal Information, TLV3231.....	6	8.2 Receiving Notification of Documentation Updates....	23
5.5 Thermal Information, TLV3232.....	6	8.3 Support Resources.....	23
5.6 Electrical Characteristics.....	7	8.4 Trademarks.....	23
5.7 Switching Characteristics.....	8	8.5 Electrostatic Discharge Caution.....	23
5.8 Typical Characteristics.....	9	8.6 Glossary.....	23
6 Detailed Description	15	9 Revision History	23
6.1 Overview.....	15	10 Mechanical, Packaging, and Orderable Information	24
6.2 Functional Block Diagrams.....	15		

4 Pin Configuration and Functions


Pin Configurations: TLV3231 and TLV3232



DCK, DBV Packages
SC70, SOT-23-5
Top View
(Standard "North West" Pinout)

Table 4-1. Pin Functions: TLV3231-Q1

PIN		I/O	DESCRIPTION
NAME	NO.		
OUT	1	O	Output
V-	2	-	Negative supply voltage
IN+	3	I	Non-inverting (+) input
IN-	4	I	Inverting (-) input
V+	5	-	Positive supply voltage



**DGK, DSG Packages
8-Pin VSSOP, WSON
Top View**

Table 4-2. Pin Functions: TLV3232-Q1

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1+	1	I	Noninverting input, channel 1
IN1–	2	I	Inverting input, channel 1
IN2–	3	I	Inverting input, channel 2
IN2+	4	I	Noninverting input, channel 2
OUT1	7	O	Output, channel 1
OUT2	6	O	Output, channel 2
V-	5	-	Negative (lowest) supply or ground
V+	8	-	Positive (highest) supply

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage $V_S = (V+) - (V-)$		6	V
Differential input voltage, V_{ID}	-6	6	V
Input pins (IN+, IN-) from (V-) ⁽²⁾	- 0.5	(V+) + 0.5	V
Current into input pins (IN+, IN-)	-10	10	mA
Output short-circuit current	-100	100	mA
Output short-circuit duration		10	s
Junction temperature, T_J		150	°C
Storage temperature, T_{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to (V-) and (V+). Input signals that can swing more than 0.5V beyond the supply rails must be current-limited to 10mA or less.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage $V_S = (V+) - (V-)$	2.7	5.5	V
Input voltage range	(V-) - 0.1	(V+) + 0.1	V
Ambient temperature, T_A	-40	125	°C

5.4 Thermal Information, TLV3231

THERMAL METRIC ⁽¹⁾		TLV3231		UNIT
		DBV (SOT-23)	DCK (SC70)	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	196.4	220	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	94	135	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63	65	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	30.5	34	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.6	65	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Thermal Information, TLV3232

THERMAL METRIC ⁽¹⁾		TLV3232		UNIT
		DGK (VSSOP)	DSG (WSON)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	154.5	78.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	88.8	99.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.1	44.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.8	5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	87.4	44.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	19.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.6 Electrical Characteristics

$V_S = 2.7V$ to $5V$, $V_{CM} = V_S / 2$; at $T_A = 25^\circ C$ (unless otherwise noted). Typical values are at $T_A = 25^\circ C$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Input Characteristics						
V _{IO}	Input Offset Voltage	V _S = 5V, V _{CM} = V _S / 2	±0.5		±4	mV
V _{IO}	Input Offset Voltage	V _S = 5V, V _{CM} = V _S / 2, T _A = -40 to 125°C			±4.5	mV
V _{HYS}	Hysteresis	V _S = 5V, V _{CM} = V _S / 2	0.5	1.55	3	mV
V _{HYS}	Hysteresis	V _S = 5V, V _{CM} = V _S / 2, T _A = -40 to 125°C			3.5	mV
V _{CM}	Common-mode voltage range		(V-) - 0.1		(V+)+0.1	V
I _B	Input bias current	V _S = 5V, V _{CM} = V _S / 2, T _A = -40 to 125°C	0.01		10	nA
I _{OS}	Input offset current	V _S = 5V, V _{CM} = V _S / 2			200	pA
C _{IN}	Input capacitance		2			pF
CMRR	Common-mode rejection ratio	V _{CM} = V _{EE} - 0.1V to V _{CC} + 0.1V	82			dB
DC Output Characteristics						
V _{OH}	Voltage swing from (V+)	V _S = 5V, (V-) = 0V, I _{Source} = 2mA			200	mV
V _{OL}	Voltage swing from (V-)	V _S = 5V, (V-) = 0V, I _{Sink} = 2mA			200	mV
I _{SC}	Short-circuit current	V _S = 5V, sourcing	45			mA
		V _S = 5V, sinking	45			
Power Supply						
I _Q	Supply current / Channel	V _S = 2.7V and 5V, no load, Output Low	200		250	uA
I _Q	Supply current / Channel	V _S = 2.7V and 5V, no load, Output Low, T _A = -40 to 125°C			350	uA
V _{POR} (postive)	Power-On Reset Voltage (dual only)		2.1			V
PSRR	Power Supply Rejection Ratio	V _S = 2.7V to 5.5V, no load, T _A = -40 to 125°C	92			dB

5.7 Switching Characteristics

For $V_S = 5V$, $V_{CM} = V_S / 2$; $C_L = 15pF$ at $T_A = 25^\circ C$ (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PHL}	Propagation delay time, high to-low (single)	Midpoint of input to midpoint of output, $V_{OD} = 10mV$		22		ns
t_{PHL}	Propagation delay time, high to-low (dual)	Midpoint of input to midpoint of output, $V_{OD} = 10mV$		25		ns
t_{PHL}	Propagation delay time, high to-low (single and dual)	Midpoint of input to midpoint of output, $V_{OD} = 50mV$		15	25	ns
t_{PLH}	Propagation delay time, low-to high (single)	Midpoint of input to midpoint of output, $V_{OD} = 10mV$		20		ns
t_{PLH}	Propagation delay time, low-to high (dual)	Midpoint of input to midpoint of output, $V_{OD} = 10mV$		25		ns
t_{PLH}	Propagation delay time, low-to high (single and dual)	Midpoint of input to midpoint of output, $V_{OD} = 50mV$		15	25	ns
f_{TOGGLE}	Input toggle frequency	$V_{IN} = 200mV_{PP}$ Sine Wave, When output high reaches 90% of $V_{CC} - V_{EE}$ or output low reaches 10% of $V_{CC} - V_{EE}$		55		MHz
t_R	Rise time	Measured from 20% to 80%		1.6		ns
t_F	Fall time	Measured from 20% to 80%		1.6		ns
t_{ON}	Power-up time	During power on, (V_+) must exceed 2.1V for 4 μs before the output reflects the input.		4.5		μs

5.8 Typical Characteristics

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $C_L = 15\text{pF}$, $V_{CM} = V_S/2\text{V}$, $V_{\text{UNDERDRIVE}} = 50\text{mV}$, $V_{\text{OVERDRIVE}} = 50\text{mV}$ unless otherwise noted.




Figure 5-1. Offset vs. Temperature




Figure 5-2. Hysteresis vs. Temperature




Figure 5-3. Offset vs. Common-Mode, 3.3V




Figure 5-4. Hysteresis vs. Common-Mode, 3.3V




Figure 5-5. Offset vs. Common-Mode, 5V




Figure 5-6. Hysteresis vs. Common-Mode, 5V

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $C_L = 15\text{pF}$, $V_{CM} = V_S/2\text{V}$, $V_{UNDERDRIVE} = 50\text{mV}$, $V_{OVERDRIVE} = 50\text{mV}$ unless otherwise noted.




Figure 5-7. Bias Current vs. Common-Mode




Figure 5-8. Bias Current vs. Temperature




Figure 5-9. Output Voltage vs. Output Sourcing Current, 3.3V




Figure 5-10. Output Voltage vs. Output Sinking Current, 3.3V




Figure 5-11. Output Voltage vs. Output Sourcing Current, 5V




Figure 5-12. Output Voltage vs. Output Sinking Current, 5V

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $C_L = 15\text{pF}$, $V_{CM} = V_S/2\text{V}$, $V_{UNDERDRIVE} = 50\text{mV}$, $V_{OVERDRIVE} = 50\text{mV}$ unless otherwise noted.




Figure 5-13. Supply Current vs. Supply Voltage (Output Low)




Figure 5-14. Supply Current vs. Supply Voltage (Output High)




Figure 5-15. Supply Current vs. Temperature (Output Low)




Figure 5-16. Supply Current vs. Temperature (Output High)




Figure 5-17. Propagation Delay (Low to High) vs. Common-Mode




Figure 5-18. Propagation Delay (High to Low) vs. Common-Mode

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $C_L = 15\text{pF}$, $V_{CM} = V_S/2\text{V}$, $V_{\text{UNDERDRIVE}} = 50\text{mV}$, $V_{\text{OVERDRIVE}} = 50\text{mV}$ unless otherwise noted.




Figure 5-19. SINGLE Propagation Delay (Low to High) vs. Overdrive (3.3V)




Figure 5-20. SINGLE Propagation Delay (High to Low) vs. Overdrive (3.3V)




Figure 5-21. SINGLE Propagation Delay (Low to High) vs. Overdrive (5V)




Figure 5-22. SINGLE Propagation Delay (High to Low) vs. Overdrive (5V)




Figure 5-23. SINGLE Propagation Delay (Low to High) vs. Underdrive (3.3V)




Figure 5-24. SINGLE Propagation Delay (High to Low) vs. Underdrive (3.3V)

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $C_L = 15\text{pF}$, $V_{CM} = V_S/2\text{V}$, $V_{\text{UNDERDRIVE}} = 50\text{mV}$, $V_{\text{OVERDRIVE}} = 50\text{mV}$ unless otherwise noted.




Figure 5-25. SINGLE Propagation Delay (Low to High) vs. Underdrive (5V)




Figure 5-26. SINGLE Propagation Delay (High to Low) vs. Underdrive (5V)




Figure 5-27. DUAL Propagation Delay (Low to High) vs. Overdrive (3.3V)




Figure 5-28. DUAL Propagation Delay (High to Low) vs. Overdrive (3.3V)




Figure 5-29. DUAL Propagation Delay (Low to High) vs. Overdrive (5V)




Figure 5-30. DUAL Propagation Delay (High to Low) vs. Overdrive (5V)

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $C_L = 15\text{pF}$, $V_{CM} = V_S/2\text{V}$, $V_{\text{UNDERDRIVE}} = 50\text{mV}$, $V_{\text{OVERDRIVE}} = 50\text{mV}$ unless otherwise noted.




Figure 5-31. DUAL Propagation Delay (Low to High) vs. Underdrive (3.3V)




Figure 5-32. DUAL Propagation Delay (High to Low) vs. Underdrive (3.3V)




Figure 5-33. DUAL Propagation Delay (Low to High) vs. Underdrive (5V)




Figure 5-34. DUAL Propagation Delay (High to Low) vs. Underdrive (5V)




Figure 5-35. Rise and Fall Times vs. Capacitive Loads

6 Detailed Description

6.1 Overview

The TLV323x-Q1 devices are high-speed comparators with push-pull outputs.

6.2 Functional Block Diagrams




Figure 6-1. Block Diagram

6.3 Feature Description

The TLV323x-Q1 consumes 200µA per channel with 20ns of propagation delay. The TLV323x-Q1 detects fast voltage and current transients while maintaining low power consumption with single-ended, push-pull outputs.

6.4 Device Functional Modes

6.4.1 Inputs

The inputs incorporate internal ESD protection circuits to (V+) and (V-). Voltages on the inputs are limited to 0.3V beyond the rails.

When connecting to a low impedance source such as a power supply or buffered reference line, TI recommends adding a current-limiting resistor in series with the input to limit any transient currents if the clamps conduct. Limit the current to 10mA or less. One form of series resistance is any resistive input dividers or networks.

6.4.2 Internal Hysteresis

The device hysteresis transfer curve is shown below. This curve is a function of three components: V_{TH} , V_{OS} , and V_{HYST} :

- V_{TH} is the actual set voltage or threshold trip voltage.
- V_{OS} is the internal offset voltage between V_{IN+} and V_{IN-} . This voltage is added to V_{TH} to form the actual trip point at which the comparator must respond to change output states.
- V_{HYST} is the internal hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise.
(typically 1.55mV for the TLV323x-Q1 family)




Figure 6-2. Hysteresis Transfer Curve

6.4.3 Outputs

The TLV323x-Q1 features a push-pull output stage capable of both sinking and sourcing current. This allows driving loads such as LED's and MOSFET gates, as well as eliminating the need for a power-wasting external pull-up resistor. The push-pull output must never be connected to another output.

Directly shorting the output to the supply rails ((V+) when output "low" or (V-) when output "High") can result in thermal runaway and eventual device destruction. If output shorts are possible, a series current limiting resistor is recommended to limit the power dissipation.

Unused push-pull outputs must be left floating, and never tied to a supply, ground, or another output.

6.4.4 ESD Protection

The inputs and outputs incorporate internal ESD protection circuits to (V+) and (V-).

Voltages on the inputs are limited to 0.3V beyond the rails. If the inputs are to be connected to a low impedance source, such as a power supply or buffered reference line, TI recommends adding a current-limiting resistor in series with the input to limit any transient currents in case the clamps conduct. Limit the current to 10mA or less.

6.4.5 Power-On Reset (POR) - Dual Channel Only

The TLV3232-Q1 devices have an internal Power-on-Reset (POR) circuit for known start-up or power-down conditions. While the power supply (V+) is ramping up or ramping down, the POR circuitry is activated for up to 2.5us after the V_{POR} of 2.2V is crossed. When the supply voltage is equal to or greater than the minimum supply voltage, and after the delay period, the comparator output reflects the state of the differential input (V_{ID}).

For the TLV3232-Q1 devices, the output is held low during the POR period (t_{ON}) as shown below.




Figure 6-3. Power-On Reset Timing Diagram

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Basic Comparator Definitions

7.1.1.1 Operation

The basic comparator compares the input voltage (V_{IN}) on one input to a reference voltage (V_{REF}) on the other input. In the [Figure 7-1](#) example below, if V_{IN} is less than V_{REF} , the output voltage (V_O) is logic low (V_{OL}). If V_{IN} is greater than V_{REF} , the output voltage (V_O) is at logic high (V_{OH}). [Table 7-1](#) summarizes the output conditions. The output logic can be inverted by simply swapping the input pins.

Table 7-1. Output Conditions

Inputs Condition	Output
$IN+ > IN-$	HIGH (V_{OH})
$IN+ = IN-$	Indeterminate (chatters - see Hysteresis)
$IN+ < IN-$	LOW (V_{OL})

7.1.1.2 Propagation Delay

There is a delay between from when the input crosses the reference voltage and the output responds. This is called the Propagation Delay. Propagation delay can be different between high-to low and low-to-high input transitions. This is shown as t_{pLH} and t_{pHL} in [Figure 7-1](#) and is measured from the mid-point of the input to the midpoint of the output.




Figure 7-1. Comparator Timing Diagram

7.1.1.3 Overdrive Voltage

The overdrive voltage, V_{OD} , is the amount of input voltage beyond the reference voltage (and not the total input peak-to-peak voltage). The overdrive voltage can influence the propagation delay (t_p). The smaller the overdrive voltage, the longer the propagation delay, particularly when $<100\text{mV}$. If the fastest speeds are desired, TI recommends applying the highest amount of overdrive possible.

The risetime (t_r) and falltime (t_f) is the time from the 20% and 80% points of the output waveform.

7.1.2 Hysteresis

The basic comparator configuration can produce a noisy "chatter" output if the applied differential input voltage is near the comparator's offset voltage. This typically occurs when the input signal is moving very slowly across the switching threshold of the comparator. This problem can be prevented by adding external hysteresis to the comparator.

Since the TLV323x-Q1 devices only have a minimal amount of internal hysteresis of 1.55mV, external hysteresis can be applied in the form of a positive feedback loop that adjusts the trip point of the comparator depending on the current output state.

The hysteresis transfer curve is shown in [Figure 7-2](#). This curve is a function of three components: V_{TH} , V_{OS} , and V_{HYST} :

- V_{TH} is the actual set voltage or threshold trip voltage.
- V_{OS} is the internal offset voltage between V_{IN+} and V_{IN-} . This voltage is added to V_{TH} to form the actual trip point at which the comparator must respond to change output states.
- V_{HYST} is the hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise.




Figure 7-2. Hysteresis Transfer Curve

For more information, please see Application Note SBOA219 "[Comparator with and without hysteresis circuit](#)".

7.1.2.1 Inverting Comparator With Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V_{CC}), as shown in [Figure 7-3](#).




Figure 7-3. TLV3231-Q1 in an Inverting Configuration With Hysteresis

The equivalent resistor networks when the output is high and low are shown in [Figure 7-3](#).




Figure 7-4. Inverting Configuration Resistor Equivalent Networks

When V_{IN} is less than V_A , the output voltage is high (for simplicity, assume V_O switches as high as V_{CC}). The three network resistors can be represented as $R1 \parallel R3$ in series with $R2$, as shown in [Figure 7-4](#).

[Equation 1](#) below defines the high-to-low trip voltage (V_{A1}).

$$V_{A1} = V_{CC} \times \frac{R2}{(R1 \parallel R3) + R2} \quad (1)$$

When V_{IN} is greater than V_A , the output voltage is low. In this case, the three network resistors can be presented as $R2 \parallel R3$ in series with $R1$, as shown in [Equation 2](#).

Use [Equation 2](#) to define the low to high trip voltage (V_{A2}).

$$V_{A2} = V_{CC} \times \frac{R2 \parallel R3}{R1 + (R2 \parallel R3)} \quad (2)$$

[Equation 3](#) defines the total hysteresis provided by the network.

$$\Delta V_A = V_{A1} - V_{A2} \quad (3)$$

7.1.2.2 Non-Inverting Comparator With Hysteresis

A non-inverting comparator with hysteresis requires a two-resistor network and a voltage reference (V_{REF}) at the inverting input, as shown in [Figure 7-5](#),




Figure 7-5. TLV3231-Q1 in a Non-Inverting Configuration With Hysteresis

The equivalent resistor networks when the output is high and low are shown in [Figure 7-6](#).




Figure 7-6. Non-Inverting Configuration Resistor Networks

When V_{IN} is less than V_{REF} , the output is low. For the output to switch from low to high, V_{IN} must rise above the V_{IN1} threshold. Use Equation 4 to calculate V_{IN1} .

$$V_{IN1} = R1 \times \frac{V_{REF}}{R2} + V_{REF} \quad (4)$$

When V_{IN} is greater than V_{REF} , the output is high. For the comparator to switch back to a low state, V_{IN} must drop below V_{IN2} . Use Equation 5 to calculate V_{IN2} .

$$V_{IN2} = \frac{V_{REF} (R1 + R2) - V_{CC} \times R1}{R2} \quad (5)$$

The hysteresis of this circuit is the difference between V_{IN1} and V_{IN2} , as shown in Equation 6.

$$\Delta V_{IN} = V_{CC} \times \frac{R1}{R2} \quad (6)$$

For more information, please see Application Notes SNOA997 "Inverting comparator with hysteresis circuit" and SBOA313 "Non-Inverting Comparator With Hysteresis Circuit".

7.2 Typical Applications

7.2.1 Low-Side Current Sensing

The figure below shows a simple low-side current sensing circuit using a high-speed comparator. Since this design does not utilize an amplifier, the response time is only limited by the propagation delay of the comparator. With faster response time, the design is well-suited for short-circuit detection when speed is more important than accuracy. When the voltage across the shunt resistor reaches the critical over-current threshold created by R1 and R2, the comparator output changes state.




Figure 7-7. Current Sensing

7.2.1.1 Design Requirements

For this design, follow these design requirements:

- Alert (overcurrent) event occurs when system current (I_{system}) reaches 10A
- Alert signal (OUT) is active high
- Operate from a 5V power supply

7.2.1.2 Detailed Design Procedure

To minimize power dissipation and voltage drop across the shunt resistor (R_S), a value of 20m Ω is selected. Since the overcurrent level of 10A creates a 200mV drop across R_S , R_1 and R_2 are calculated to create the voltage divider value of 200mV from the regulated 5V supply voltage. If the system is expected to operate close to the 10A maximum, hysteresis can be added to the design as shown in [Non-Inverting Comparator With Hysteresis](#).

7.2.1.3 Application Curve




Figure 7-8. Overcurrent Results

7.3 Power Supply Recommendations

Due to the fast output edges, bypass capacitors are required on the supply pin to prevent supply ringing and false triggers and oscillations. Bypass the supply directly at *each* device with a low ESR 0.1 μ F ceramic bypass capacitor directly between the (V+) pin and ground pins. Narrow peak currents can be drawn during the output transition time, particularly for the push-pull output device. These narrow pulses can cause un-bypassed supply lines and poor grounds to ring, possibly causing variation that can eat into the input voltage range and create an inaccurate comparison or even oscillations.

The device can be powered from both "split" supplies ((V+) & (V-)), or "single" supplies ((V+) and GND), with GND applied to the (V-) pin. Input signals must stay within the recommended input range for either type. Note that with a "split" supply the output now swings "low" (V_{OL}) to (V-) potential and not GND.

7.4 Layout

7.4.1 Layout Guidelines

Accurate comparator applications require a stable power supply with minimized noise and glitches. Output rise and fall times are in the tens of nanoseconds, and must be treated as high speed logic devices. The bypass capacitor must be as close to the supply pin as possible and connected to a solid ground plane, and preferably directly between the (V+) and GND pins.

Minimize coupling between outputs and inputs to prevent output oscillations. Do not run output and input traces in parallel unless there is a (V+) or GND trace between output to reduce coupling. When series resistance is added to inputs, place resistor close to the device. A low value ($<100\Omega$) resistor can also be added in series with the output to dampen any ringing or reflections on long, non-impedance controlled traces. For best edge shapes, controlled impedance traces with back-terminations can be used when routing long distances.

7.4.2 Layout Example




Figure 7-9. Dual Layout Example

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

[Analog Engineers Circuit Cookbook: Amplifiers \(See Comparators section\) - SLYY137](#)

[Precision Design, Comparator with Hysteresis Reference Design— TIDU020](#)

[Comparator with and without hysteresis circuit - SBOA219](#)

[Inverting comparator with hysteresis circuit - SNOA997](#)

[Non-Inverting Comparator With Hysteresis Circuit - SBOA313](#)

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2024) to Revision B (June 2025)	Page
• Released the dual TLV3232 throughout document.....	1
• Added separate propagation delay data for DUAL channel option.....	1

Changes from Revision * (June 2024) to Revision A (December 2024)	Page
• Production Data release for the SOT-23.....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV3231QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1SR
TLV3231QDCKRQ1.A	Active	Production	null (null)	3000 LARGE T&R	-	SN	Level-1-260C-UNLIM	See TLV3231QDCKRQ1	1SR
TLV3232QDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3MRS

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3231-Q1, TLV3232-Q1 :

- Catalog : [TLV3231](#), [TLV3232](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height



SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

DGK0008A**PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated