

Ultra Low Power Stereo Audio Codec With Embedded miniDSP

Check for Samples: TLV320AIC3254-Q1

FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
 - Device Temperature Grade 3: -40°C to 85°C
 Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- Stereo Audio DAC with 100dB SNR
- 4.1mW Stereo 48ksps DAC Playback
- Stereo Audio ADC with 93dB SNR
- 6.1mW Stereo 48ksps ADC Record
- PowerTune™
- Extensive Signal Processing Options
- Embedded miniDSP
- Six Single-Ended or Three Fully-Differential Analog Inputs
- Stereo Analog and Digital Microphone Inputs
- Stereo Headphone Outputs
- Stereo Line Outputs
- Very Low-Noise PGA
- Low Power Analog Bypass Mode
- Programmable Microphone Bias

- Programmable PLL
- Integrated LDO
- 5 mm x 5 mm 32-pin QFN Package

APPLICATIONS

- Automotive
- Portable Navigation Devices (PND)
- Portable Media Player (PMP)
- Mobile Handsets
- Communication
- Portable Computing
- Acoustic Echo Cancellation (AEC)
- Active Noise Cancellation (ANC)
- · Advanced DSP algorithms

DESCRIPTION

The TLV320AlC3254-Q1 (also called the AlC3254-Q1) is a flexible, low-power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune capabilities, fully-programmable miniDSP, fixed predefined and parameterizable signal processing blocks, integrated PLL, integrated LDOs and flexible digital interfaces.




Figure 1. Simplified Block Diagram

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

The TLV320AlC3254-Q1 features two fully-programmable miniDSP cores that support application-specific algorithms in the record and-or the playback path of the device. The miniDSP cores are fully software controlled. Target algorithms, like active noise cancellation, acoustic echo cancellation or advanced DSP filtering are loaded into the device after power-up.

Extensive register-based control of power, IO channel configuration, gains, effects, pin-multiplexing and clocks allows the device to be precisely targeted to its application. Combined with the advanced PowerTune technology, the device can cover operations from 8kHz mono voice playback to audio stereo 192kHz DAC playback, making it ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AlC3254-Q1 covers operations from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixing input signals. It also includes a digitally-controlled stereo microphone preamplifier and integrated microphone bias. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling, such as optical zooming in a digital camera.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers as well as two fully-differential outputs. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The integrated PowerTune technology allows the device to be tuned to an optimum power-performance trade-off. Mobile applications frequently have multiple use cases requiring very low power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern, while minimizing noise is important. With PowerTune, the TLV320AIC3254-Q1 addresses both cases.

The voltage supply range for the TLV320AlC3254-Q1 for analog is 1.5V–1.95V, and for digital it is 1.26V–1.95V. To ease system-level design, LDOs are integrated to generate the appropriate analog or digital supply from input voltages ranging from 1.8V to 3.6V. Digital IO voltages are supported in the range of 1.1V–3.6V.

The required internal clock of the TLV320AlC3254-Q1 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. Although using the PLL ensures the availability of a suitable clock signal, it is not recommended for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.

The device is available in the 5-mm × 5-mm, 32-pin QFN package.

Submit Documentation Feedback



Package and Signal Descriptions

Packaging and Ordering Information

For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Pin Assignments

This document describes signals that take on different names depending on how they are configured. In <u>such</u> cases, the different names are placed together and separated by slash (/) characters. For example, "SCL/SS". Active low signals are represented by overbars.




Figure 2. QFN (RHB) Package, Bottom View



Table 1. Terminal Functions

TERMINAL	NAME	TYPE	DESCRIPTION
1	MCLK	ı	Master Clock Input
2	BCLK	Ю	Audio serial data bus (primary) bit clock
3	WCLK	Ю	Audio serial data bus (primary) word clock
4	DIN	ı	Primary function:
			Audio serial data bus data input
	MFP1		Secondary function:
			Digital Microphone Input General Purpose Clock Input
-	DOUT	-	General Purpose Input
5	DOUT	0	Primary function:
	MEDO		Audio serial data bus data output
	MFP2		Secondary function:
			General Purpose Output Clock Output
			INT1 Output
			INT2 Output
			Audio serial data bus (secondary) bit clock output
6	10\/	Power	Audio serial data bus (secondary) word clock output IO voltage supply 1.1V – 3.6V
7	IOV _{DD}	Ground	
8	SCLK	Giouria	IO ground supply Primary function: (SPI Select = 1)
0	JOLK /	'	SPI serial clock
	MFP3		
	IVIFP3		Secondary function: (SPI_Select = 0)
			Headphone-detect input Digital microphone input
			Audio serial data bus (secondary) bit clock input
			Audio serial data bus (secondary) DAC or common word clock input
			Audio serial data bus (secondary) ADC word clock input Audio serial data bus (secondary) data input
			General Purpose Input
9	SCL/SS	ı	I ² C interface serial clock (SPI_Select = 0)
			SPI interface mode chip-select signal (SPI_Select = 1)
10	SDA/MOSI	I	I ² C interface mode serial data input (SPI_Select = 0) SPI interface mode serial data input (SPI_Select = 1)
11	MISO	0	Primary function: (SPI_Select = 1)
	/		Serial data output
	MFP4		Secondary function: (SPI_Select = 0)
			General purpose output
			CLKOUT output
			INT1 output INT2 output
			Audio serial data bus (primary) ADC word clock output
			Digital microphone clock output
			Audio serial data bus (secondary) data output
			Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output
12	SPI_ SELECT	ı	Control mode select pin (1 = SPI, 0 = I ² C)
	J JEEE 01	· ·	

Submit Documentation Feedback



Table 1. Terminal Functions (continued)

TEDMINIAL	TERMINAL NAME TYPE DESCRIPTION					
TERMINAL	NAME	TYPE	DESCRIPTION Multifunction Analysis Institute Multifunction Analysis Inst			
13	IN1_L	I	Multifunction Analog Input, or Single-ended configuration: MIC 1 or Line 1 left			
			or Differential configuration: MIC or Line right, negative			
14	IN1_R	I	Multifunction Analog Input,			
			or Single-ended configuration: MIC 1 or Line 1 right			
			or Differential configuration: MIC or Line right, positive			
15	IN2_L	I	Multifunction Analog Input, or Single-ended configuration: MIC 2 or Line 2 right			
			or Differential configuration: MIC or Line left, positive			
16	IN2_R	I	Multifunction Analog Input,			
			or Single-ended configuration: MIC 2 or Line 2 right or Differential configuration: MIC or Line left, negative			
17	AV _{SS}	Ground	Analog ground supply			
18	REF	0	Reference voltage output for filtering			
19	MICBIAS	0	Microphone bias voltage output			
20	IN3_L	I	Multifunction Analog Input,			
	_		or Single-ended configuration: MIC3 or Line 3 left,			
			or Differential configuration: MIC or Line left, positive,			
21	INO D	1	or Differential configuration: MIC or Line right, negative			
21	IN3_R	ı	Multifunction Analog Input, or Single-ended configuration: MIC3 or Line 3 right,			
			or Differential configuration: MIC or Line left, negative,			
			or Differential configuration: MIC or Line right, positive			
22	LOL	0	Left line output			
23	LOR	0	Right line output			
24	AV_{DD}	Power	Analog voltage supply 1.5V–1.95V			
			Input when A-LDO disabled, Filtering output when A-LDO enabled			
25	HPL	0	Left high power output driver			
26	LDOIN/HPVDD	Power	LDO Input supply and Headphone Power supply 1.9V- 3.6V			
27	HPR	0	Right high power output driver			
28	DV _{SS}	Ground	Digital Ground and Chip-substrate			
29	DV_DD	Power	If LDO_SELECT Pin = 0 (D-LDO disabled)			
			Digital voltage supply 1.26V – 1.95V			
			If LDO_SELECT Pin = 1 (D-LDO enabled)			
			Digital voltage supply filtering output			
30	LDO_ SELECT	I	connect to DVss.			
31	RESET	_	Reset (active low)			
32	GPIO	I	Primary function:			
			General Purpose digital IO			
	MFP5		Secondary function:			
			CLKOUT Output			
			INT1 Output			
			INT2 Output Audio serial data bus ADC word clock output			
			Audio serial data bus (secondary) bit clock output			
			Audio serial data bus (secondary) word clock output			
			Digital microphone clock output			



Electrical Characteristics

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
AV _{DD} to AV _{SS}		-0.3 to 2.2	V
DV _{DD} to DV _{SS}		-0.3 to 2.2	V
IOV _{DD} to IOV _{SS}		-0.3 to 3.9	V
LDOIN to AV _{SS}		-0.3 to 3.9	V
Digital Input voltage to gre	ound	-0.3 to IOV _{DD} + 0.3	V
Analog input voltage to gr	round	-0.3 to AV _{DD} + 0.3	V
Operating temperature ra	nge	-40 to 85	°C
Storage temperature range	ge	-55 to 125	°C
Junction temperature (T _J	Max)	105	°C
Electrostatic discharge	Human-body model (HBM) AEC-Q100 Classification Level H2	2	kV
(ESD) ratings	Charged-device model (CDM) AEC-Q100 Classification Level C4B	750	V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
LDOIN	Power Supply Voltage Range	Referenced to AV _{SS} ⁽¹⁾	1.9		3.6	V
AV_{DD}			1.5	1.8	1.95	
IOV_{DD}		Referenced to IOV _{SS} ⁽¹⁾	1.1		3.6	
DV _{DD} ⁽²⁾		Referenced to DV _{SS} ⁽¹⁾	1.26	1.8	1.95	
	PLL Input Frequency	Clock divider uses fractional divide (D > 0), P = 1, DV _{DD} ≥ 1.65V (See table in SLAU497, Maximum TLV320AlC3254-Q1 Clock Frequencies)	10		20	MHz
		Clock divider uses integer divide (D = 0), P = 1, DV _{DD} ≥ 1.65V (See table in SLAU497, <i>Maximum TLV320AlC3254-Q1 Clock Frequencies</i>)	0.512		20	MHz
MCLK	Master Clock Frequency	MCLK; Master Clock Frequency; DV _{DD} ≥ 1.65V			50	MHz
		MCLK; Master Clock Frequency; DV _{DD} ≥ 1.26V			25	
SCL	SCL Clock Frequency				400	kHz
LOL, LOR	Stereo line output load resistance		0.6	10		kΩ
HPL, HPR	Stereo headphone output load resistance	Single-ended configuration	14.4	16		Ω
	Headphone output load resistance	Differential configuration	24.4	32		Ω
C _{Lout}	Digital output load capacitance			10		pF
TOPR	Operating Temperature Range		-40		85	°C

(1) All grounds on board are tied together to prevent voltage differences of more than 0.2V maximum for any combination of ground signals.

(2) At DV_{DD} values lower than 1.65V, the PLL does not function. Please see the *Maximum TLV320AlC3254-Q1 Clock Frequencies* table in the *TLV320AlC3254-Q1 Application Reference Guide* (SLAU497) for details on maximum clock frequencies.



THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TLV320AIC3254-Q1	LINUT
	THERMAL METRIC"	RHB (32 PINS)	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	31.4	
θ_{JCtop}	Junction-to-case (top) thermal resistance	21.4	
θ_{JB}	Junction-to-board thermal resistance	5.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	*C/VV
ΨЈВ	Junction-to-board characterization parameter	5.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	0.9	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



Electrical Characteristics, ADC

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
AUDIO /	ADC		<u> </u>				
	Input signal level (0dB)	Single-ended, CM = 0.9V			0.5		V_{RMS}
	Device Setup	1kHz sine wave input Single-ended Configuration IN1R to Right ADC and IN1L to Left ADC, R _{in} = 20K, f _s = 48kHz, AOSR = 128, MCLK = 256 * f _s , PLL Disabled; AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1, Power Tune = PTM_R4					
		Inputs ac-shorted to ground		80	93		
SNR	Signal-to-noise ratio, A-	IN2R, IN3R routed to Right ADC and ac-shorted to			93		٩D
SINK	weighted ⁽¹⁾⁽²⁾	ground IN2L, IN3L routed to Left ADC and ac-shorted to	-40°C	76			
		ground	85°C	68			
DR	Dynamic range A-weighted (1)(2)	-60dB full-scale, 1-kHz input signal			92		dB
		-3 dB full-scale, 1-kHz input signal			-85	-70	dB
THD+N	Total Harmonic Distortion plus	IN2R,IN3R routed to Right ADC			-85		
	Noise	IN2L, IN3L routed to Left ADC -3dB full-scale, 1-kHz input signal	85°C			-68	
AUDIO A	ADC						
	Input signal level (0dB)	Single-ended, CM = 0.75V, AV _{DD} = 1.5V			0.375		V_{RMS}
	Device Setup	1kHz sine wave input Single-ended Configuration IN1R, IN2R, IN3R routed to Right ADC IN1L, IN2L, IN3L routed to Left ADC $R_{in}=20k\Omega,f_s=48kHz,$ AOSR = 128, MCLK = 256* $f_s,$ PLL Disabled, AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1 Power Tune = PTM_R4					
SNR	Signal-to-noise ratio, A-weighted	Inputs ac-shorted to ground			91		dB
DR	Dynamic range A-weighted ⁽¹⁾⁽²⁾	-60dB full-scale, 1-kHz input signal			90		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal			-80		dB

⁽¹⁾ Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

Submit Documentation Feedback

⁽²⁾ All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.



Electrical Characteristics, ADC (continued)

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
AUDIC	ADC				
	Input signal level (0dB)	Differential Input, CM = 0.9V	10		mV
	Device Setup	1kHz sine wave input Differential configuration IN1L and IN1R routed to Right ADC IN2L and IN2R routed to Left ADC Rin = 10K, fs = 48kHz, AOSR = 128 MCLK = 256* fs PLL Disabled AGC = OFF, Channel Gain = 40dB Processing Block = PRB_R1, Power Tune = PTM_R4			
ICN	Idle-Channel Noise, A- weighted (3) (4)	Inputs ac-shorted to ground, input referred noise	2		μV _{RMS}
AUDIC	ADC				
	Gain Error	1kHz sine wave input Single-ended configuration $R_{in} = 20k\Omega f_s = 48kHz$, AOSR = 128, MCLK = 256 * f_s , PLL Disabled AGC = OFF, Channel Gain = 0dB Processing Block = PRB_R1, Power Tune = PTM_R4, CM = 0.9V	-0.05		dB
	Input Channel Separation	1kHz sine wave input at -3dBFS Single-ended configuration IN1L routed to Left ADC IN1R routed to Right ADC, R_{in} = 20k Ω AGC = OFF, AOSR = 128, Channel Gain = 0dB, CM = 0.9V	108		dB
	Input Pin Crosstalk	1kHz sine wave input at –3dBFS on IN2L, IN2L internally not routed. IN1L routed to Left ADC ac-coupled to ground 1kHz sine wave input at –3dBFS on IN2R, IN2R internally not routed. IN1R routed to Right ADC ac-coupled to ground	115		dB
		Single-ended configuration $R_{in} = 20k\Omega$, AOSR = 128 Channel, Gain = 0dB, CM = 0.9V			
	PSRR	217Hz, 100mVpp signal on AV_{DD} , Single-ended configuration, R_{in} = 20k Ω , Channel Gain = 0dB; CM = 0.9V	55		dB
		Single-Ended, $R_{in} = 10k\Omega$, PGA gain set to 0dB	0		dB
		Single-Ended, $R_{in} = 10k\Omega$, PGA gain set to 47.5dB	47.5		dB
	ADC programmable gain	Single-Ended, $R_{in} = 20k\Omega$, PGA gain set to 0dB	-6		dB
	amplifier gain	Single-Ended, $R_{in} = 20k\Omega$, PGA gain set to 47.5dB	41.5		dB
		Single-Ended, $R_{in} = 40k\Omega$, PGA gain set to 0dB	-12		dB
		Single-Ended, $R_{in} = 40k\Omega$, PGA gain set to 47.5dB	35.5		dB
	ADC programmable gain amplifier step size	1-kHz tone	0.5		dB

⁽³⁾ Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

⁽⁴⁾ All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.



Electrical Characteristics, Bypass Outputs

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANAL	OG BYPASS TO HEADPHONE AMP	LIFIER, DIRECT MODE				
	Device Setup	Load = 16Ω (single-ended), $50pF$; Input and Output CM = $0.9V$; Headphone Output on LDOIN Supply; IN1L routed to HPL and IN1R routed to HPR; Channel Gain = $0dB$				
	Gain Error			-0.8		dB
	Noise, A-weighted ⁽¹⁾	Idle Channel, IN1L and IN1R ac-shorted to ground		3		μV_{RMS}
HD	Total Harmonic Distortion	446mVrms, 1kHz input signal		-89		dB
NAL	OG BYPASS TO LINE-OUT AMPLIF	IER, PGA MODE			•	
	Device Setup	Load = $10k\Omega$ (single-ended), $56pF$; Input and Output CM = $0.9V$; LINE Output on LDOIN Supply; IN1L routed to ADCPGA_L and IN1R routed to ADCPGA_R; $R_{in} = 20k\Omega$ ADCPGA_L routed to LOL and ADCPGA_R routed to LOR; Channel Gain = $0dB$				
	Gain Error			0.6		dB
		Idle Channel, IN1L and IN1R ac-shorted to ground		7	_	μV_{RMS}
	Noise, A-weighted ⁽¹⁾	Channel Gain = 40dB, Input Signal (0dB) = 5mV _{rms} Inputs ac-shorted to ground, Input Referred		3.4		μV _{RMS}

All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

Product Folder Links: TLV320AIC3254-Q1



Electrical Characteristics, Microphone Interface

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	XX UNIT
MICROPHONE BIAS			
Bias voltage	Bias voltage CM = 0.9V, LDOIN = 3.3V		
	Micbias Mode 0, Connect to AV _{DD} or LDOIN	1.25	V
	Micbias Mode 1, Connect to LDOIN	1.7	V
	Micbias Mode 2, Connect to LDOIN	2.5	V
	Micbias Mode 3, Connect to AV _{DD}	AV_DD	V
	Micbias Mode 3, Connect to LDOIN	LDOIN	V
	CM = 0.75V, LDOIN = 3.3V		
	Micbias Mode 0, Connect to AV _{DD} or LDOIN	1.04	V
	Micbias Mode 1, Connect to AV _{DD} or LDOIN	1.425	V
	Micbias Mode 2, Connect to LDOIN	2.075	V
	Micbias Mode 3, Connect to AV _{DD}	AV_DD	V
	Micbias Mode 3, Connect to LDOIN	LDOIN	V
Output Noise	CM = 0.9V, Micbias Mode 2, A-weighted, 20Hz to 20kHz bandwidth, Current load = 0mA.	10	μV _{RMS}
Current Sourcing	Micbias Mode 2, Connect to LDOIN	3	mA
LaPara Discharge	Micbias Mode 3, Connect to AV _{DD}	140	0
Inline Resistance	Micbias Mode 3, Connect to LDOIN	87	Ω



Electrical Characteristics, Audio DAC Outputs

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
AUDIO I	DAC – STEREO SINGLE-ENDED LINE C	DUTPUT					
	Device Setup	Load = $10k\Omega$ (single-ended), $56pF$ Line Output on AV_{DD} Supply Input and Output CM = $0.9V$ DOSR = 128 , MCLK = $256 * f_s$, Channel Gain = $0dB$, word length = Processing Block = PRB_P1 , Power Tune = PTM_P3	16 bits,				
	Full scale output voltage (0dB)				0.5		V_{RMS}
SNR	Signal-to-noise ratio A-weighted ⁽¹⁾⁽²⁾	All zeros fed to DAC input		87	100		dB
			-40°C	84			
			85°C	78			
DR	Dynamic range, A-weighted (1)(2)	-60dB 1kHz input full-scale signal, V length = 20 bits	Vord		100		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1kHz input signal			-83	-70	dB
ITIDTN	Total Harmonic Distortion plus Noise	-Sub full-scale, TKHZ Imput signal	85°C	-68			uв
	DAC Gain Error	0 dB, 1kHz input full scale signal			0.3		dB
	DAC Mute Attenuation	Mute			119		dB
	DAC channel separation	-1 dB, 1kHz signal, between left and right HP out			113		dB
	DAC DCDD	100mVpp, 1kHz signal applied to A\	/ _{DD}		73		dB
	DAC PSRR	100mVpp, 217Hz signal applied to A	V_{DD}		77		dB
AUDIO I	DAC – STEREO SINGLE-ENDED LINE C	DUTPUT	· ·				
		Load = 10kΩ (single-ended), 56pF Line Output on AV _{DD} Supply Input and Output CM = 0.75V; AV _{DD}	= 1.5V				
	Device Setup	DOSR = 128 MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4					
	Device Setup Full scale output voltage (0dB)	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1			0.375		V_{RMS}
SNR	· 	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1			0.375		V _{RMS}
SNR DR	Full scale output voltage (0dB)	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4					
	Full scale output voltage (0dB) Signal-to-noise ratio, A-weighted (1)(2)	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4 All zeros fed to DAC input			99		dB
DR THD+N	Full scale output voltage (0dB) Signal-to-noise ratio, A-weighted ⁽¹⁾⁽²⁾ Dynamic range, A-weighted ⁽¹⁾⁽²⁾	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4 All zeros fed to DAC input -60dB 1 kHz input full-scale signal -1 dB full-scale, 1-kHz input signal			99 97		dB dB
DR THD+N	Full scale output voltage (0dB) Signal-to-noise ratio, A-weighted (1)(2) Dynamic range, A-weighted (1)(2) Total Harmonic Distortion plus Noise	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4 All zeros fed to DAC input -60dB 1 kHz input full-scale signal -1 dB full-scale, 1-kHz input signal PHONE OUTPUT Load = 16Ω (single-ended), 50pF Headphone Output on AV _{DD} Supply Input and Output CM = 0.9V, DOSR MCLK = 256 * f _s , Channel Gain = 0c word length = 16 bits; Processing Block = PRB_P1	= 128,		99 97		dB dB
DR THD+N	Full scale output voltage (0dB) Signal-to-noise ratio, A-weighted (1)(2) Dynamic range, A-weighted (1)(2) Total Harmonic Distortion plus Noise DAC – STEREO SINGLE-ENDED HEADI Device Setup	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4 All zeros fed to DAC input -60dB 1 kHz input full-scale signal -1 dB full-scale, 1-kHz input signal PHONE OUTPUT Load = 16Ω (single-ended), 50pF Headphone Output on AV _{DD} Supply Input and Output CM = 0.9V, DOSR MCLK = 256 * f _s , Channel Gain = 0c word length = 16 bits;	= 128,		99 97 –85		dB dB dB
DR THD+N AUDIO I	Full scale output voltage (0dB) Signal-to-noise ratio, A-weighted (1)(2) Dynamic range, A-weighted (1)(2) Total Harmonic Distortion plus Noise DAC – STEREO SINGLE-ENDED HEADI Device Setup Full scale output voltage (0dB)	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4 All zeros fed to DAC input -60dB 1 kHz input full-scale signal -1 dB full-scale, 1-kHz input signal PHONE OUTPUT Load = 16Ω (single-ended), 50pF Headphone Output on AV _{DD} Supply Input and Output CM = 0.9V, DOSR MCLK = 256 * f _s , Channel Gain = 00 word length = 16 bits; Processing Block = PRB_P1 Power Tune = PTM_P3	= 128,	87	99 97 -85		dB dB dB
DR THD+N	Full scale output voltage (0dB) Signal-to-noise ratio, A-weighted (1)(2) Dynamic range, A-weighted (1)(2) Total Harmonic Distortion plus Noise DAC – STEREO SINGLE-ENDED HEADI Device Setup	MCLK = 256 * fs Channel Gain = -2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4 All zeros fed to DAC input -60dB 1 kHz input full-scale signal -1 dB full-scale, 1-kHz input signal PHONE OUTPUT Load = 16Ω (single-ended), 50pF Headphone Output on AV _{DD} Supply Input and Output CM = 0.9V, DOSR MCLK = 256 * f _s , Channel Gain = 0c word length = 16 bits; Processing Block = PRB_P1	= 128,	87 84	99 97 –85		dB dB dB

⁽¹⁾ Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

Submit Documentation Feedback

⁽²⁾ All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values




Electrical Characteristics, Audio DAC Outputs (continued)

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
DR	Dynamic range, A-weighted ⁽¹⁾⁽²⁾	-60dB 1kHz input full-scale signal, V Length = 20 bits, Power Tune = PTM			99		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1kHz input signal			-83	-70	dB
IIIDIN	Total Harmonic Distortion plus Noise	oub full scale, TKHZ Input signal	85°C	-68			ub
	DAC Gain Error	0dB, 1kHz input full scale signal			-0.3		dB
	DAC Mute Attenuation	Mute			122		dB
	DAC channel separation	-1dB, 1kHz signal, between left and out	right HP		110		dB
	DAC PSRR	100mVpp, 1kHz signal applied to AV	DD		73		dB
	DAO I GITT	100mVpp, 217Hz signal applied to A	V_{DD}		78		dB
	Power Delivered	$R_L = 16\Omega$, Output Stage on AV _{DD} = 7 THDN < 1%, Input CM = 0.9V, Output CM = 0.9V $R_L = 16\Omega$ Output Stage on LDOIN =			15		mW
		THDN < 1% Input CM = 0.9V, Output CM = 1.65V					
AUDIO I	DAC – STEREO SINGLE-ENDED HEADF	PHONE OUTPUT	·				
	Device Setup	Load = 16Ω (single-ended), $50pF$, Headphone Output on AV_{DD} Supply, Input and Output CM = $0.75V$; AV_{DD} DOSR = 128 , MCLK = $256 * f_s$, Channel Gain = $-2dB$, word length = Processing Block = PRB_P1 , Power Tune = PTM_P4					
	Full scale output voltage (0dB)				0.375		V _{RMS}
SNR	Signal-to-noise ratio, A-weighted (3)(4)	All zeros fed to DAC input			99		dB
DR	Dynamic range, A-weighted (3)(4)	-60dB 1kHz input full-scale signal			98		dB
THD+N	Total Harmonic Distortion plus Noise	-1dB full-scale, 1kHz input signal			-83		dB
AUDIO I	DAC - MONO DIFFERENTIAL HEADPHO	ONE OUTPUT				-	
	Device Setup	Load = 32Ω (differential), 50pF, Headphone Output on LDOIN Supply Input CM = 0.75V, Output CM = 1.5V AV _{DD} = 1.8V, LDOIN = 3.0V, DOSR MCLK = $256 * f_s$, Channel (headphor driver) Gain = 5dB for full scale output word length = 16 bits, Processing Block = PRB_P1, Power Tune = PTM_P3	/, = 128 ne				
	Full scale output voltage (0dB)				1778		${\rm mV}_{\rm RMS}$
SNR	Signal-to-noise ratio, A-weighted (3)(4)	All zeros fed to DAC input			98		dB
DR	Dynamic range, A-weighted (3)(4)	-60dB 1kHz input full-scale signal			96		dB
THD	Total Harmonic Distortion	-3dB full-scale, 1kHz input signal			-82		dB
	Power Delivered	$R_L = 32\Omega$, Output Stage on LDOIN = THDN < 1%, Input CM = 0.9V, Output CM = 1.65V			136		mW
		$R_L = 32\Omega$ Output Stage on LDOIN = THDN < 1% Input CM = 0.9V, Output CM = 1.5V	3.0V,		114		mW

⁽³⁾ Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

⁽⁴⁾ All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values





Electrical Characteristics, LDO

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
OW DROPOUT REGULATOR (AVdd)			·
	LDOMode = 1, LDOIN > 1.95V	1.67	
Output Voltage	LDOMode = 0, LDOIN > 2.0V	1.72	V
	LDOMode = 2, LDOIN > 2.05V	1.77	
Output Voltage Accuracy		±2	%
Load Regulation	Load current range 0 to 50mA	15	mV
Line Regulation	Input Supply Range 1.9V to 3.6V	5	mV
Decoupling Capacitor		1	μF
Bias Current		60	μA
OW DROPOUT REGULATOR (DVdd)			
	LDOMode = 1, LDOIN > 1.95V	1.67	V
Output Voltage	LDOMode = 0, LDOIN > 2.0V	1.72	
	LDOMode = 2, LDOIN > 2.05V	1.77	
Output Voltage Accuracy		±2	%
Load Regulation	Load current range 0 to 50mA	15	mV
Line Regulation	Input Supply Range 1.9V to 3.6V	5	mV
Decoupling Capacitor		1	μF
Bias Current		60	μА



Electrical Characteristics, Misc.

At 25°C, AV_{DD} , DV_{DD} , IOV_{DD} = 1.8V, LDOIN = 3.3V, AV_{DD} LDO disabled, f_s (Audio) = 48kHz, C_{ref} = 10 μ F on REF pin, PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE					
Deference Valtage Cattings	CMMode = 0 (0.9V)		0.9		V
Reference Voltage Settings	CMMode = 1 (0.75V)		0.75		V
Reference Noise	$CM = 0.9V$, A-weighted, 20Hz to 20kHz bandwidth, $C_{ref} = 10\mu F$		1		μV_{RfcMS}
Decoupling Capacitor		1	10		μF
miniDSP ⁽¹⁾					
Maximum miniDSP clock frequency - ADC	$DV_{DD} = 1.65V$		55.3		MHz
Maximum miniDSP clock frequency - DAC	$DV_{DD} = 1.65V$		55.3		MHz
Shutdown Current					
Device Setup	Coarse AV _{DD} supply turned off, LDO_select held at ground, No external digital input is toggled				
I(DV _{DD})			0.9		μΑ
$I(AV_{DD})$			<0.9		μΑ
I(LDOIN)			<0.9		μΑ
I(IOVDD)			13		nA

⁽¹⁾ miniDSP clock speed is specified by design and not tested in production.





Electrical Characteristics, Logic Levels

At 25°C, AV_{DD} , DV_{DD} , $IOV_{DD} = 1.8V$

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
LOGIC FAMILY			CMOS	
V _{IH} Logic Level	$I_{IH} = 5 \mu A, IOV_{DD} > 1.6V$	$0.7 \times IOV_{DD}$		V
	$I_{IH} = 5\mu A, 1.2V \le IOV_{DD} < 1.6V$	0.9 × IOV _{DD}		V
	$I_{IH} = 5\mu A, IOV_{DD} < 1.2V$	IOV _{DD}		V
V _{IL}	I _{IL} = 5 μA, IOV _{DD} > 1.6V	-0.3	$0.3 \times IOV_{DD}$	V
	$I_{IL} = 5\mu A, 1.2V \le IOV_{DD} < 1.6V$		0.1 × IOV _{DD}	V
	$I_{IL} = 5\mu A$, $IOV_{DD} < 1.2V$		0	V
V _{OH}	I _{OH} = 2 TTL loads	$0.8 \times IOV_{DD}$		V
V _{OL}	I _{OL} = 2 TTL loads		0.1 × IOV _{DD}	V
Capacitive Load			10	pF



Interface Timing

Typical Timing Characteristics — Audio Data Serial Interface Timing (I²S)

All specifications at 25°C, DVdd = 1.8V




Figure 3. I²S LJF and RJF Timing in Master Mode

Table 2. I²S LJF and RJF Timing in Master Mode (see Figure 3)

	PARAMETER	IOVDD:	=1.8V	IOVDD=	3.3V	UNITS
		MIN	MAX	MIN	MAX	
t _{d(WS)}	WCLK delay		30		20	ns
t _{d(DO-WS)}	WCLK to DOUT delay (For LJF Mode only)		20		20	ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		20	ns
t _{s(DI)}	DIN setup	8		8		ns
t _{h(DI)}	DIN hold	8		8		ns
t _r	Rise time		24		12	ns
$\overline{t_f}$	Fall time		24		12	ns






Figure 4. I²S LJF and RJF Timing in Slave Mode

Table 3. I²S LJF and RJF Timing in Slave Mode (see Figure 4)

	PARAMETER	IOVDD=1	.8V	IOVDD=	:3.3V	UNITS
		MIN	MAX	MIN	MAX	
t _{H(BCLK)}	BCLK high period	35		35		ns
t _{L(BCLK)}	BCLK low period	35		35		
t _{s(WS)}	WCLK setup	8		8		
t _{h(WS)}	WCLK hold	8		8		
$t_{d(DO-WS)}$	WCLK to DOUT delay (For LJF mode only)		20		20	
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		22	
$t_{s(DI)}$	DIN setup	8		8		
t _{h(DI)}	DIN hold	8		8		
t _r	Rise time		4		4	
t _f	Fall time		4		4	



Typical DSP Timing Characteristics

All specifications at 25°C, DVdd = 1.8V




Figure 5. DSP Timing in Master Mode

Table 4. DSP Timing in Master Mode (see Figure 5)

	PARAMETER	IOVE	D=1.8V	IOVDD	UNITS	
		MIN	MAX	MIN	MAX	
t _{d(WS)}	WCLK delay		30		20	ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		20	ns
t _{s(DI)}	DIN setup	8		8		ns
t _{h(DI)}	DIN hold	8		8		ns
t _r	Rise time		24		12	ns
t _f	Fall time		24		12	ns




Figure 6. DSP Timing in Slave Mode

Table 5. DSP Timing in Slave Mode (see Figure 6)

	PARAMETER	IOVDD=	1.8V	IOVDD=	:3.3V	UNITS
		MIN	MAX	MIN	MAX	
t _{H(BCLK)}	BCLK high period	35		35		ns
t _{L(BCLK)}	BCLK low period	35		35		ns
t _{s(WS)}	WCLK setup	8		8		ns
t _{h(WS)}	WCLK hold	8		8		ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		22	ns
t _{s(DI)}	DIN setup	8		8		ns
t _{h(DI)}	DIN hold	8		8		ns
t _r	Rise time		4		4	ns
t _f	Fall time		4		4	ns



I²C Interface Timing




Figure 7. I²C Interface Timing

Table 6. I²C Interface Timing

			•							
	PARAMETER	TEST CONDITION	Stand	dard-Mod	de	Fas	t-Mode		UNITS	
			MIN TYP MAX		MAX	MIN TYP		MAX		
f _{SCL}	SCL clock frequency		0		100	0		400	kHz	
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.		4.0			0.8			μs	
t_{LOW}	LOW period of the SCL clock		4.7			1.3			μs	
t _{HIGH}	HIGH period of the SCL clock		4.0			0.6			μs	
t _{SU;STA}	Setup time for a repeated START condition		4.7			0.8			μs	
t _{HD;DAT}	Data hold time: For I2C bus devices		0		3.45	0		0.9	μs	
t _{SU;DAT}	Data set-up time		250			100			ns	
t _r	SDA and SCL Rise Time				1000	20+0.1C _b		300	ns	
t _f	SDA and SCL Fall Time				300	20+0.1C _b		300	ns	
t _{SU;STO}	Set-up time for STOP condition		4.0			0.8			μs	
t _{BUF}	Bus free time between a STOP and START condition		4.7			1.3			μs	
C _b	Capacitive load for each bus line				400			400	pF	



SPI Interface Timing




Figure 8. SPI Interface Timing Diagram

Timing Requirements

At 25°C, DVdd = 1.8V

Table 7. SPI Interface Timing (See Figure 8)

	PARAMETER	TEST CONDITION	IOVE	DD=1.8V	IOV	/DD=3.3V		UNITS
			MIN	TYP MAX	MIN	TYP	MAX	
t _{sck}	SCLK Period ⁽¹⁾		100		50			ns
t _{sckh}	SCLK Pulse width High		50		25			ns
t _{sckl}	SCLK Pulse width Low		50		25			ns
t _{lead}	Enable Lead Time		30		20			ns
t _{trail}	Enable Trail Time		30		20			ns
t _{d;seqxfr}	Sequential Transfer Delay		40		20			ns
ta	Slave DOUT access time			40			20	ns
t _{dis}	Slave DOUT disable time			40			20	ns
t _{su}	DIN data setup time		15		10			ns
t _{h;DIN}	DIN data hold time		15		10			ns
t _{v;DOUT}	DOUT data valid time			25			18	ns
t _r	SCLK Rise Time			4			4	ns
t _f	SCLK Fall Time			4			4	ns

⁽¹⁾ These parameters are based on characterization and are not tested in production.




Typical Characteristics


Device Power Consumption

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the TLV320AlC3254-Q1 Application Reference Guide, literature number SLAU497.

Typical Performance



TOTAL HARMONIC DISTORTION



TOTAL HARMONIC DISTORTION

Figure 10.

HEADPHONE SNR AND OUTPUT POWER




Figure 11.





Figure 12.

Submit Documentation Feedback






LDO LOAD RESPONSE 20 15 AV_{DD} LDO DV_{DD} LDO DV_{DD} LDO 10 20 30 40 50 Load - mA

Figure 13.

Figure 14.





FFT






Figure 16.

DAC PLAYBACK TO HEADPHONE FFT at -1dBFS vs FREQUENCY




Figure 17.

DAC PLAYBACK TO LINE-OUT FFT at -1dBFS vs FREQUENCY




Figure 18.

LINE INPUT TO HEADPHONE FFT at 446mVrms vs FREQUENCY




Figure 19.

LINE INPUT TO LINE-OUT FFT at 446mVrms vs FREQUENCY




Figure 20.



TYPICAL CIRCUIT CONFIGURATION




Figure 21. Typical Circuit Configuration

Application Overview

The TLV320AlC3254-Q1 offers a wide range of configuration options. Figure 1 shows the basic functional blocks of the device.

Device Connections

Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are Reset, LDO_Select and the SPI_Select pin, which are HW control pins. Depending on the state of SPI_Select, the two control-bus pins SCL/SS and SDA/MOSI are configured for either I²C or SPI protocol.

Other digital IO pins can be configured for various functions via register control. An overview of available functionality is given in Multifunction Pins.

Multifunction Pins

Table 8 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).



Table 8. Multifunction Pin Assignments

		1	2	3	4	5	6	7	8
	Pin Function	MCLK	BCLK	WCLK	DIN MFP1	DOUT MFP2	DMDIN/ MFP3/ SCLK	DMCLK/ MFP4/ MISO	GPIO MFP5
Α	PLL Input	S ⁽¹⁾	S ⁽²⁾		Е				S ⁽³⁾
В	Codec Clock Input	S ⁽¹⁾ ,D ⁽⁴⁾	S ⁽²⁾						S ⁽³⁾
С	I ² S BCLK input		S,D						
D	I ² S BCLK output		E ⁽⁵⁾						
E	I ² S WCLK input			E, D					
F	I ² S WCLK output			E					
G	I ² S ADC word clock input						E		Е
Н	I ² S ADC WCLK out							Е	Е
I	I ² S DIN				E, D				
J	I ² S DOUT					E, D			
K	General Purpose Output I					Е			
K	General Purpose Output II							Е	
K	General Purpose Output III								Е
L	General Purpose Input I				Е				
L	General Purpose Input II						Е		
L	General Purpose Input III								Е
М	INT1 output					Е		Е	Е
N	INT2 output					Е		Е	Е
0	Digital Microphone Data Input				Е		Е		Е
Р	Digital Microphone Clock Output							Е	Е
Q	Secondary I ² S BCLK input						E		Е
R	Secondary I ² S WCLK in						Е		Е
S	Secondary I ² S DIN						Е		Е
Т	Secondary I ² S DOUT							Е	
U	Secondary I ² S BCLK OUT					Е		Е	Е
٧	Secondary I ² S WCLK OUT					Е		Е	Е
W	Headphone Detect Input						Е		
Х	Aux Clock Output					Е		Е	Е

- S⁽¹⁾: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.
- S⁽²⁾: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**. S⁽³⁾: The GPIO/MFP5 pin can drive the PLL and Codec Clock inputs simultaneously.
- D: Default Function
- E: The pin is exclusively used for this function, no other function can be implemented with the same pin. (If GPIO/MFP5 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

Analog Audio IO

The analog IO path of the TLV320AIC3254-Q1 features a large set of options for signal conditioning as well as signal routing:

Product Folder Links: TLV320AIC3254-Q1

- 6 analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels



www.ti.com

- Mute function
- Automatic gain control (AGC)
- Built in microphone bias
- · Stereo digital microphone interface
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump

Analog Low Power Bypass

The TLV320AlC3254-Q1 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this configuration supports low-power operation during analog-bypass mode.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1_L to the left headphone amplifier (HPL) and IN1_R to HPR.

ADC Bypass Using Mixer Amplifiers

In addition to the analog low-power bypass mode, another bypass mode uses the programmable gain amplifiers of the input stage in conjunction with a mixer amplifier. With this mode, microphone-level signals can be amplified and routed to the line or headphone outputs, fully bypassing the ADC and DAC.

To enable this mode, the mixer amplifiers are powered on via software command.

Headphone Outputs

The stereo headphone drivers on pins HPL and HPR can drive loads with impedances down to 16Ω in single-ended AC-coupled headphone configurations, or loads down to 32Ω in differential mode, where a speaker is connected between HPL and HPR. In single-ended drive configuration these drivers can drive up to 15mW power into each headphone channel while operating from 1.8V analog supplies. While running from the $A\text{V}_{DD}$ supply, the output common-mode of the headphone driver is set by the common-mode setting of analog inputs in Page 1, Register 10, Bit D6, to allow maximum utilization of the analog supply range while simultaneously providing a higher output-voltage swing. In cases when higher output-voltage swing is required, the headphone amplifiers can run directly from the higher supply voltage on LDOIN input (up to 3.6V). To use the higher supply voltage for higher output signal swing, the output common-mode can be adjusted to either 1.25V, 1.5V or 1.65V by configuring Page 1, Register 10, Bits D5-D4. When the common-mode voltage is configured at 1.65V and LDOIN supply is 3.3V, the headphones can each deliver up to 40mW power into a 16Ω load.

The headphone drivers are capable of driving a mixed combination of DAC signal, left and right ADC PGA signal and line-bypass from analog input IN1L and IN1R by configuring Page 1, Register 12 and Page 1, Register 13 respectively. The ADC PGA signals can be attenuated up to 30dB before routing to headphone drivers by configuring Page 1, Register 24 and Page 1, Register 25. The analog line-input signals can be attenuated up to 72dB before routing by configuring Page 1, Register 22 and 23. The level of the DAC signal can be controlled using the digital volume control of the DAC in Page 0, Reg 65 and 66. To control the output-voltage swing of headphone drivers, the digital volume control provides a range of –6.0dB to +29.0dB (6) in steps of 1dB. These can be configured by programming Page 1, Register 16 and 17. These level controls are not meant to be used as dynamic volume control, but to set output levels during initial device configuration. Refer to for recommendations for using headphone volume control for achieving 0dB gain through the DAC channel with various configurations.

Line Outputs

The stereo line level drivers on LOL and LOR pins can drive a wide range of line level resistive impedances in the range of 600Ω to $10k\Omega$. The output common modes of line level drivers can be configured to equal either the analog input common-mode setting or to 1.65V. With output common-mode setting of 1.65V and DRVdd_HP supply at 3.3V the line-level drivers can drive up to 1Vrms output signal. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal. Signal mixing is register-programmable.

(6) If the device must be placed into 'mute' from the -6.0dB setting, set the device at a gain of -5.0dB first, then place the device into mute.



ADC

The TLV320AlC3254-Q1 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates from 8kHz to 192kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AlC3254-Q1 features a large set of options for signal conditioning as well as signal routing:

- Two ADCs
- Six analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- Two programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- Two mixer amplifiers for analog bypass
- · Two low power analog bypass channels
- · Fine gain adjustment of digital channels with 0.1dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function
- Automatic gain control (AGC)

In addition to the standard set of ADC features the TLV320AIC3254-Q1 also offers the following special functions:

- Built in microphone bias
- Stereo digital microphone interface
- Channel-to-channel phase adjustment
- · Fast charge of ac-coupling capacitors
- Anti thump
- · Adaptive filter mode

ADC Processing

The TLV320AlC3254-Q1 ADC channel includes a built-in digital decimation filter to process the oversampled data from the sigma-delta modulator to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay and sampling rate.

ADC Processing Blocks

The TLV320AlC3254-Q1 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Less signal-processing capability reduces the power consumed by the device. Table 9 gives an overview of the available processing blocks and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter
- AGC

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.



Table 9. ADC Processing Blocks

Processing Blocks	Channel	Decimation Filter	1st Order IIR Available	Number BiQuads	FIR	Required AOSR Value	Resource Class
PRB_R1 ⁽¹⁾	Stereo	А	Yes	0	No	128,64	6
PRB_R2	Stereo	А	Yes	5	No	128,64	8
PRB_R3	Stereo	А	Yes	0	25-Tap	128,64	8
PRB_R4	Right	А	Yes	0	No	128,64	3
PRB_R5	Right	А	Yes	5	No	128,64	4
PRB_R6	Right	А	Yes	0	25-Tap	128,64	4
PRB_R7	Stereo	В	Yes	0	No	64	3
PRB_R8	Stereo	В	Yes	3	No	64	4
PRB_R9	Stereo	В	Yes	0	20-Tap	64	4
PRB_R10	Right	В	Yes	0	No	64	2
PRB_R11	Right	В	Yes	3	No	64	2
PRB_R12	Right	В	Yes	0	20-Tap	64	2
PRB_R13	Stereo	С	Yes	0	No	32	3
PRB_R14	Stereo	С	Yes	5	No	32	4
PRB_R15	Stereo	С	Yes	0	25-Tap	32	4
PRB_R16	Right	С	Yes	0	No	32	2
PRB_R17	Right	С	Yes	5	No	32	2
PRB_R18	Right	С	Yes	0	25-Tap	32	2

⁽¹⁾ Default

For more detailed information see the TLV320AIC3254-Q1Application Reference Guide, SLAU497.



DAC

The TLV320AlC3254-Q1 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a programmable miniDSP, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AlC3254-Q1 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TLV320AlC3254-Q1 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AlC3254-Q1 features many options for signal conditioning and signal routing:

- · 2 headphone amplifiers
 - Usable in single-ended or differential mode
 - Analog volume setting with a range of -6 to +29dB
 - Class-D mode
- 2 line-out amplifiers
 - Usable in single-ended or differential mode
 - Analog volume setting with a range of -6 to +29dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)

In addition to the standard set of DAC features the TLV320AlC3254-Q1 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- · Adaptive filter mode

DAC Processing Blocks — Overview

The TLV320AlC3254-Q1 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. Table 10 gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- · Scalable number of biquad filters
- 3D Effect
- Beep Generator

The processing blocks are tuned for typical cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.



Table 10. Overview – DAC Predefined Processing Blocks

Processing Block No.	Interpolation Filter	Channel	1st Order IIR Available	Num. of Biquads	DRC	3D	Beep Generator	Resource Class
PRB_P1 ⁽¹⁾	Α	Stereo	No	3	No	No	No	8
PRB_P2	А	Stereo	Yes	6	Yes	No	No	12
PRB_P3	А	Stereo	Yes	6	No	No	No	10
PRB_P4	А	Left	No	3	No	No	No	4
PRB_P5	А	Left	Yes	6	Yes	No	No	6
PRB_P6	А	Left	Yes	6	No	No	No	6
PRB_P7	В	Stereo	Yes	0	No	No	No	6
PRB_P8	В	Stereo	No	4	Yes	No	No	8
PRB_P9	В	Stereo	No	4	No	No	No	8
PRB_P10	В	Stereo	Yes	6	Yes	No	No	10
PRB_P11	В	Stereo	Yes	6	No	No	No	8
PRB_P12	В	Left	Yes	0	No	No	No	3
PRB_P13	В	Left	No	4	Yes	No	No	4
PRB_P14	В	Left	No	4	No	No	No	4
PRB_P15	В	Left	Yes	6	Yes	No	No	6
PRB_P16	В	Left	Yes	6	No	No	No	4
PRB_P17	С	Stereo	Yes	0	No	No	No	3
PRB_P18	С	Stereo	Yes	4	Yes	No	No	6
PRB_P19	С	Stereo	Yes	4	No	No	No	4
PRB_P20	С	Left	Yes	0	No	No	No	2
PRB_P21	С	Left	Yes	4	Yes	No	No	3
PRB_P22	С	Left	Yes	4	No	No	No	2
PRB_P23	Α	Stereo	No	2	No	Yes	No	8
PRB_P24	Α	Stereo	Yes	5	Yes	Yes	No	12
PRB_P25	А	Stereo	Yes	5	Yes	Yes	Yes	12

⁽¹⁾ Default

For more detailed information see the TLV320AIC3254-Q1Application Reference Guide, SLAU497.

Powertune

The TLV320AlC3254-Q1 features PowerTune, a mechanism to balance power-versus-performance trade-offs at the time of device configuration. The device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application. The TLV320AlC3254-Q1 PowerTune modes are called PTM_R1 to PTM_R4 for the recording (ADC) path and PTM_P1 to PTM_P4 for the playback (DAC) path.

For more detailed information see the TLV320AlC3254-Q1Application Reference Guide, SLAU497.

Digital Audio IO Interface

Audio data flows between the host processor and the TLV320AlC3254-Q1 on the digital audio data serial interface, or audio bus. This very flexible bus includes left or right-justified data options, support for I²S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master-slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.



The audio bus of the TLV320AlC3254-Q1 can be configured for left or right-justified, I²S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring Page 0, Register 27, D(5:4). In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in Page 0, Register 30. The number of bit-clock pulses in a frame may need adjustment to accommodate various word lengths, and to support the case when multiple TLV320AIC3254-Q1s may share the same audio bus.

The TLV320AlC3254-Q1 also includes a feature to offset the position of start of data transfer with respect to the word-clock. Control the offset in terms of number of bit-clocks by programming Page 0, Register 28.

The TLV320AlC3254-Q1 also has the feature to invert the polarity of the bit-clock used to transfer the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. Page 0, Register 29, D(3) configures bit clock polarity.

The TLV320AlC3254-Q1 further includes programmability (Page 0, Register 27, D(0)) to place the DOUT line into a hi-Z (3-state) condition during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a hi-Z output condition.

By default when the word-clocks and bit-clocks are generated by the TLV320AlC3254-Q1, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This intermittent clock operation reduces power consumption. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec in the device is powered down. This continuous clock feature is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

Clock Generation and PLL

The TLV320AlC3254-Q1 supports a wide range of options for generating clocks for the ADC and DAC sections as well as interface and other control blocks. The clocks for ADC and DAC require a source reference clock. This clock can be provided on variety of device pins such as MCLK, BCLK or GPI pins. The CODEC_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the miniDSP sections. In the event that the desired audio or miniDSP clocks cannot be generated from the reference clocks on MCLK BCLK or GPIO, the TLV320AlC3254-Q1 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC_CLKIN the TLV320AlC3254-Q1 provides several programmable clock dividers to help achieve a variety of sampling rates for ADC, DAC and clocks for the miniDSP.

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AlC3254-Q1.

For more detailed information see the TLV320AlC3254-Q1Application Reference Guide, SLAU497.

Control Interfaces

The TLV320AlC3254-Q1 control interface supports SPI or I²C communication protocols, with the protocol selectable using the SPI_SELECT pin. For SPI, SPI_SELECT should be tied high; for I²C, SPI_SELECT should be tied low. Changing the state of SPI_SELECT during device operation is not recommended.

www.ti.com

I²C Control

The TLV320AlC3254-Q1 supports the I²C control protocol, and will respond to the I²C address of 0011000. I²C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I²C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This circuit prevents two devices from conflicting; if two devices drive the bus simultaneously, there is no driver contention.

SPI Control

In the SPI control mode, the TLV320AlC3254-Q1 uses the pins SCL/SS as SS, SCLK as SCLK, MISO as MISO, SDA/MOSI as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AlC3254-Q1) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the TLV320AIC3254-Q1Application Reference Guide, SLAU497.

Power Supply

To power up the device, a 3.3V system rail (1.9V to 3.6V) can be used. The IO_{VDD} voltage can be in the range of 1.1V - 3.6V. Internal LDOs generate the appropriate digital core voltage of 1.65V and analog core voltage of 1.8V (minimum 1.5V). For maximum flexibility, the respective voltages can also be supplied externally, bypassing the built-in LDOs. To support high-output drive capabilities, the output stages of the output amplifiers can be driven from the analog core voltage or the 1.9...3.6V rail used for the LDO inputs (LDO_in).

For more detailed information see the TLV320AIC3254-Q1Application Reference Guide, SLAU497.

Device Special Functions

The following special functions are available to support advanced system requirements:

- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the TLV320AIC3254-Q1Application Reference Guide, SLAU497.



The TLV320AlC3254-Q1 features two miniDSP cores. The first miniDSP core is tightly coupled to the ADC, the second miniDSP core is tightly coupled to the DAC. The fully programmable algorithms for the miniDSP must be loaded into the device after power up. The miniDSPs have direct access to the digital stereo audio stream on the ADC and on the DAC side, offering the possibility for advanced, very-low group delay DSP algorithms. Each miniDSP can run up to 1152 instructions on every audio sample at a 48kHz sample rate. The two cores can run fully synchronized and can exchange data. Typical algorithms for the TLV320AlC3254-Q1 miniDSPs are active noise cancellation, acoustic echo cancellation or advanced DSP sound enhancement algorithms.

Software

Software development for the TLV320AlC3254-Q1 is supported through Tl's comprehensive PurePath Studio Development Environment; a powerful, easy-to-use tool designed specifically to simplify software development on the TLV320AlC3254-Q1 miniDSP audio platform. The Graphical Development Environment consists of a library of common audio functions that can be dragged-and-dropped into an audio signal flow and graphically connected together. The DSP code can then be assembled from the graphical signal flow with the click of a mouse.

Please visit the TLV320AlC3254-Q1 product folder on www.ti.com to learn more about PurePath Studio and the latest status on available, ready-to-use DSP algorithms.

Register Map Summary

Table 11. Summary of Register Map

Dec	cimal	Н	lex	DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	0	0x00	0x00	Page Select Register
0	1	0x00	0x01	Software Reset Register
0	2	0x00	0x02	Reserved Register
0	3	0x00	0x03	Reserved Register
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers
0	5	0x00	0x05	Clock Setting Register 2, PLL P and R Values
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)
0	9-10	0x00	0x09-0x0A	Reserved Register
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value
0	15	0x00	0x0F	miniDSP_D Instruction Control Register 1
0	16	0x00	0x10	miniDSP_D Instruction Control Register 2
0	17	0x00	0x11	miniDSP_D Interpolation Factor Setting Register
0	18	0x00	0x12	Clock Setting Register 8, NADC Values
0	19	0x00	0x13	Clock Setting Register 9, MADC Values
0	20	0x00	0x14	ADC Oversampling (AOSR) Register
0	21	0x00	0x15	miniDSP_A Instruction Control Register 1
0	22	0x00	0x16	miniDSP_A Instruction Control Register 2
0	23	0x00	0x17	miniDSP_A Decimation Factor Setting Register
0	24	0x00	0x18	Reserved Register
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value
0	27	0x00	0x1B	Audio Interface Setting Register 1
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting



Table 11. Summary of Register Map (continued)

Dec	imal Hex		lex	DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	29	0x00	0x1D	Audio Interface Setting Register 3
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface
0	32	0x00	0x20	Audio Interface Setting Register 5
0	33	0x00	0x21	Audio Interface Setting Register 6
0	34	0x00	0x22	Digital Interface Misc. Setting Register
0	35	0x00	0x23	Reserved Register
0	36	0x00	0x24	ADC Flag Register
0	37	0x00	0x25	DAC Flag Register 1
0	38	0x00	0x26	DAC Flag Register 2
0	39-41	0x00	0x27-0x29	Reserved Register
0	42	0x00	0x2A	Sticky Flag Register 1
0	43	0x00	0x2B	Interrupt Flag Register 1
0	44	0x00	0x2C	Sticky Flag Register 2
0	45	0x00	0x2D	Sticky Flag Register 3
0	46	0x00	0x2E	Interrupt Flag Register 2
0	47	0x00	0x2F	Interrupt Flag Register 3
0	48	0x00	0x30	INT1 Interrupt Control Register
0	49	0x00	0x31	INT2 Interrupt Control Register
0	50-51	0x00	0x32-0x33	Reserved Register
0	52	0x00	0x34	GPIO/MFP5 Control Register
0	53	0x00	0x35	DOUT/MFP2 Function Control Register
0	54	0x00	0x36	DIN/MFP1 Function Control Register
0	55	0x00	0x37	MISO/MFP4 Function Control Register
0	56	0x00	0x38	SCLK/MFP3 Function Control Register
0	57-59	0x00	0x39-0x3B	Reserved Registers
0	60	0x00	0x3C	DAC Signal Processing Block Control Register
0	61	0x00	0x3D	ADC Signal Processing Block Control Register
0	62	0x00	0x3E	miniDSP_A and miniDSP_D Configuration Register
0	63	0x00	0x3F	DAC Channel Setup Register 1
0	64	0x00	0x40	DAC Channel Setup Register 2
0	65	0x00	0x41	Left DAC Channel Digital Volume Control Register
0	66	0x00	0x42	Right DAC Channel Digital Volume Control Register
0	67	0x00	0x43	Headset Detection Configuration Register
0	68	0x00	0x44	DRC Control Register 1
0	69	0x00	0x45	DRC Control Register 2
0	70	0x00	0x46	DRC Control Register 3
0	71	0x00	0x47	Beep Generator Register 1
0	72	0x00	0x48	Beep Generator Register 2
0	73	0x00	0x49	Beep Generator Register 3
0	74	0x00	0x4A	Beep Generator Register 4
0	75	0x00	0x4B	Beep Generator Register 5
0	76	0x00	0x4C	Beep Generator Register 6
0	77	0x00	0x4D	Beep Generator Register 7
0	78	0x00	0x4E	Beep Generator Register 8
0	79	0x00	0x4F	Beep Generator Register 9



Table 11. Summary of Register Map (continued)

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	80	0x00	0x50	Reserved Register
0	81	0x00	0x51	ADC Channel Setup Register
0	82	0x00	0x52	ADC Fine Gain Adjust Register
0	83	0x00	0x53	Left ADC Channel Volume Control Register
0	84	0x00	0x54	Right ADC Channel Volume Control Register
0	85	0x00	0x55	ADC Phase Adjust Register
0	86	0x00	0x56	Left Channel AGC Control Register 1
0	87	0x00	0x57	Left Channel AGC Control Register 2
0	88	0x00	0x58	Left Channel AGC Control Register 3
0	89	0x00	0x59	Left Channel AGC Control Register 4
0	90	0x00	0x5A	Left Channel AGC Control Register 5
0	91	0x00	0x5B	Left Channel AGC Control Register 6
0	92	0x00	0x5C	Left Channel AGC Control Register 7
0	93	0x00	0x5D	Left Channel AGC Control Register 8
0	94	0x00	0x5E	Right Channel AGC Control Register 1
0	95	0x00	0x5F	Right Channel AGC Control Register 2
0	96	0x00	0x60	Right Channel AGC Control Register 3
0	97	0x00	0x61	Right Channel AGC Control Register 4
0	98	0x00	0x62	Right Channel AGC Control Register 5
0	99	0x00	0x63	Right Channel AGC Control Register 6
0	100	0x00	0x64	Right Channel AGC Control Register 7
0	101	0x00	0x65	Right Channel AGC Control Register 8
0	102	0x00	0x66	DC Measurement Register 1
0	103	0x00	0x67	DC Measurement Register 2
0	104	0x00	0x68	Left Channel DC Measurement Output Register 1
0	105	0x00	0x69	Left Channel DC Measurement Output Register 2
0	106	0x00	0x6A	Left Channel DC Measurement Output Register 3
0	107	0x00	0x6B	Right Channel DC Measurement Output Register 1
0	108	0x00	0x6C	Right Channel DC Measurement Output Register 2
0	109	0x00	0x6D	Right Channel DC Measurement Output Register 3
0	110-127	0x00	0x6E-0x7F	Reserved Register
1	0	0x01	0x00	Page Select Register
1	1	0x01	0x01	Power Configuration Register
1	2	0x01	0x02	LDO Control Register
1	3	0x01	0x03	Playback Configuration Register 1
1	4	0x01	0x04	Playback Configuration Register 2
1	5-8	0x01	0x05-0x08	Reserved Register
1	9	0x01	0x09	Output Driver Power Control Register
1	10	0x01	0x0A	Common Mode Control Register
1	11	0x01	0x0B	Over Current Protection Configuration Register
1	12	0x01	0x0C	HPL Routing Selection Register
1	13	0x01	0x0D	HPR Routing Selection Register
1	14	0x01	0x0E	LOL Routing Selection Register
1	15	0x01	0x0F	LOR Routing Selection Register
1	16	0x01	0x10	HPL Driver Gain Setting Register
1	17	0x01	0x11	HPR Driver Gain Setting Register



Table 11. Summary of Register Map (continued)

Decimal Hex		ex	DESCRIPTION				
PAGE NO. REG. NO.		PAGE NO. REG. NO.					
1	18	0x01	0x12	LOL Driver Gain Setting Register			
1	19	0x01	0x13	LOR Driver Gain Setting Register			
1	20	0x01	0x14	Headphone Driver Startup Control Register			
1	21	0x01	0x15	Reserved Register			
1	22	0x01	0x16	IN1L to HPL Volume Control Register			
1	23	0x01	0x17	IN1R to HPR Volume Control Register			
1	24	0x01	0x18	Mixer Amplifier Left Volume Control Register			
1	25	0x01	0x19	Mixer Amplifier Right Volume Control Register			
1	26-50	0x01	0x1A-0x32	Reserved Register			
1	51	0x01	0x33	MICBIAS Configuration Register			
1	52	0x01	0x34	Left MICPGA Positive Terminal Input Routing Configuration Register			
1	53	0x01	0x35	Reserved Register			
1	54	0x01	0x36	Left MICPGA Negative Terminal Input Routing Configuration Register			
1	55	0x01	0x37	Right MICPGA Positive Terminal Input Routing Configuration Register			
1	56	0x01	0x38	Reserved Register			
1	57	0x01	0x39	Right MICPGA Negative Terminal Input Routing Configuration Register			
1	58	0x01	0x3A	Floating Input Configuration Register			
1	59	0x01	0x3B	Left MICPGA Volume Control Register			
1	60	0x01	0x3C	Right MICPGA Volume Control Register			
1	61	0x01	0x3D	ADC Power Tune Configuration Register			
1	62	0x01	0x3E	ADC Analog Volume Control Flag Register			
1	63	0x01	0x3F	DAC Analog Gain Control Flag Register			
1	64-70	0x01	0x40-0x46	Reserved Register			
1	71	0x01	0x47	Analog Input Quick Charging Configuration Register			
1	72-122	0x01	0x48-0x7A	Reserved Register			
1	123	0x01	0x7B	Reference Power-up Configuration Register			
1	124-127	0x01	0x7C-0x7F	Reserved Register			
8	0	0x08	0x00	Page Select Register			
8	1	0x08	0x01	ADC Adaptive Filter Configuration Register			
8	2-7	0x08	0x02-0x07	Reserved			
8	8-127	0x08	0x08-0x7F	ADC Coefficients Buffer-A C(0:29)			
9-16	0	0x09-0x10	0x00	Page Select Register			
9-16	1-7	0x09-0x10	0x01-0x07	Reserved			
9-16	8-127	0x09-0x10	0x08-0x7F	ADC Coefficients Buffer-A C(30:255)			
26-34	0	0x1A-0x22	0x00	Page Select Register			
26-34	1-7	0x1A-0x22	0x01-0x07	Reserved.			
26-34	8-127	0x1A-0x22	0x08-0x7F	ADC Coefficients Buffer-B C(0:255)			
44	0	0x2C	0x00	Page Select Register			
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register			
44	2-7	0x2C	0x02-0x07	Reserved			
44	8-127	0x2C	0x08-0x7F	DAC Coefficients Buffer-A C(0:29)			
45-52	0	0x2D-0x34	0x00	Page Select Register			
45-52	1-7	0x2D-0x34	0x01-0x07	Reserved.			
45-52	8-127	0x2D-0x34	0x08-0x7F	DAC Coefficients Buffer-A C(30:255)			
62-70	0	0x3E-0x46	0x00	Page Select Register			
62-70	1-7	0x3E-0x46	0x01-0x07	Reserved.			



Table 11. Summary of Register Map (continued)

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	EG. NO. PAGE NO. REG. NO.		
62-70	8-127	0x3E-0x46 0x08-0x7F		DAC Coefficients Buffer-B C(0:255)
80-114	0	0x50-0x72 0x00		Page Select Register
80-114	1-7	0x50-0x72	0x01-0x07	Reserved.
80-114	8-127	0x50-0x72	0x08-0x7F	miniDSP_A Instructions
152-186	0	0x98-0xBA 0x00		Page Select Register
152-186	1-7	0x98-0xBA	0x01-0x07	Reserved.
152-186	8-127	7 0x98-0xBA 0x08-0x7F		miniDSP_D Instructions

Submit Documentation Feedback

Product Folder Links: TLV320AIC3254-Q1





REVISION HISTORY

Changes from Revision Initial (May 2013) to Revision A						
•	Corrected secondary function list for MFP1	4				
•	Corrected typo in test conditions, Electrical Characteristics, ADC	8				
•	Changed plot label from 10kΩ to 20kΩ	22				

Product Folder Links: TLV320AIC3254-Q1

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
6PAIC3254IRHBRQ1	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC3254 IRHBQ1
6PAIC3254IRHBRQ1.A	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC3254 IRHBQ1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV320AIC3254-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

● Catalog : TLV320AIC3254

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
6PAIC3254IRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	6PAIC3254IRHBRQ1	VQFN	RHB	32	3000	353.0	353.0	32.0	

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated