



Sample &

Buy







TLV27L2-Q1

SLOS922A - SEPTEMBER 2015 - REVISED DECEMBER 2015

# TLV27L2-Q1 Automotive Micropower Rail-to-Rail Output Operational Amplifier

# 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
  - Device HBM Classification Level 2
  - Device CDM Classification Level C6
- BiMOS Rail-to-Rail Output
- Input Bias Current: 1 pA
- High Wide Bandwidth 160 kHz
- High Slew Rate: 0.1 V/µs
- Supply Current: 7 µA (per channel)
- Input Noise Voltage: 89 nV/√Hz
- Supply Voltage Range: 2.7 V to 16 V

# 2 Applications

- Portable Medical
- Power Monitoring
- Low Power Security Detection Systems
- Smoke Detectors

# 3 Description

The TLV27L2-Q1 single-supply operational amplifiers provide rail-to-rail output capability. The TLV27L2-Q1 device takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range, while adding the rail-to-rail output swing feature. The TLV27L2-Q1 device also provides 160-kHz bandwidth from only 7  $\mu$ A. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from (±8-V supplies down to ±1.35 V) two rechargeable cells.

The rail-to-rail outputs make the TLV27L2-Q1 device good upgrades for the TLC27Lx family of devices which offers more bandwidth at a lower quiescent current. The TLV27L2-Q1 offset voltage is equal to that of the TLC27LxA variant. Their cost effectiveness makes them a good alternative to the TLC225x and TLV225x families of devices, where offset and noise are not of premium importance.

The TLV27L2-Q1 device is available in the commercial temperature range to enable easy migration from the equivalent TLC27Lx.


The TLV27L2-Q1 device is available in an 8-pin SOIC (D) package.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV27L2-Q1	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Low and Stable Quiescent Current



# **Application Schematic**



2

# **Table of Contents**

1	Feat	tures 1							
2	Арр	Applications 1							
3	Description 1								
4	Revision History								
5	Sele	ection Guide 3							
6	Pin Configuration and Functions 3								
7	Spe	cifications 4							
	7.1	Absolute Maximum Ratings 4							
	7.2	ESD Ratings 4							
	7.3	Recommended Operating Conditions 4							
	7.4	Thermal Information 4							
	7.5	Electrical Characteristics 5							
	7.6	Typical Characteristics 6							
8	Deta	ailed Description 11							
	8.1	Overview 11							
	8.2	Functional Block Diagram 11							
	8.3	Feature Description 11							

<ul> <li>9 Application and Implementation</li></ul>		8.4	Device Functional Modes	11
9.2 Typical Application         10 Power Supply Recommendations         11 Layout         11.1 Layout Guidelines         11.2 Layout Example         11.3 General Power Dissipation Considerations         12 Device and Documentation Support         12.1 Documentation Support         12.2 Community Resource         12.3 Trademarks         12.4 Electrostatic Discharge Caution         12.5 Glossary         13 Mechanical, Packaging, and Orderable	9	App	lication and Implementation	12
<ul> <li>10 Power Supply Recommendations</li> <li>11 Layout</li> <li>11.1 Layout Guidelines</li> <li>11.2 Layout Example</li> <li>11.3 General Power Dissipation Considerations</li> <li>12 Device and Documentation Support</li> <li>12.1 Documentation Support</li> <li>12.2 Community Resource</li> <li>12.3 Trademarks</li> <li>12.4 Electrostatic Discharge Caution</li> <li>12.5 Glossary</li> <li>13 Mechanical, Packaging, and Orderable</li> </ul>		9.1	Application Information	12
<ul> <li>11 Layout</li></ul>		9.2	Typical Application	12
<ul> <li>11.1 Layout Guidelines</li></ul>	10	Pow	er Supply Recommendations	15
<ul> <li>11.2 Layout Example</li></ul>	11	Lay	out	15
<ul> <li>11.3 General Power Dissipation Considerations</li> <li>12 Device and Documentation Support</li></ul>		11.1	Layout Guidelines	15
<ul> <li>12 Device and Documentation Support</li> <li>12.1 Documentation Support</li> <li>12.2 Community Resource</li> <li>12.3 Trademarks</li> <li>12.4 Electrostatic Discharge Caution</li> <li>12.5 Glossary</li> <li>13 Mechanical, Packaging, and Orderable</li> </ul>		11.2	Layout Example	16
<ul> <li>12.1 Documentation Support</li></ul>		11.3	General Power Dissipation Considerations	16
<ul> <li>12.2 Community Resource</li></ul>	12	Dev	ice and Documentation Support	17
<ul> <li>12.3 Trademarks</li> <li>12.4 Electrostatic Discharge Caution</li> <li>12.5 Glossary</li> <li>13 Mechanical, Packaging, and Orderable</li> </ul>		12.1	Documentation Support	17
<ul> <li>12.4 Electrostatic Discharge Caution</li> <li>12.5 Glossary</li> <li>13 Mechanical, Packaging, and Orderable</li> </ul>		12.2	Community Resource	17
12.5 Glossary		12.3	Trademarks	18
13 Mechanical, Packaging, and Orderable		12.4	Electrostatic Discharge Caution	18
		12.5	Glossary	18
	13			18

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Original (September 2015) to Revision A

First public release of the data sheet 1		First public release of the data sheet.	1
--	--	---	---

Copyright © 2015, Texas Instruments Incorporated

www.ti.com

Page




# 5 Selection Guide

PART NUMBER	V <sub>S</sub> (V)	l <sub>Q</sub> /ch (μΑ)	V <sub>ICR</sub> (V)	V <sub>IO</sub> (mV)	l <sub>IB</sub> (pA)	GBW (MHz)	SLEW RATE (V/µs)	Vn, 1 kHz (nV/√Hz)
TLV27L2-Q1	2.7 to 16	11	-0.2 to V <sub>S</sub> + 1.2	5	60	0.18	0.06	89
OPAx348-Q1	2.1 to 5.5	65	-0.2 to V <sub>S</sub> + 0.2	5	10	1	0.5	35
OPAx333-Q1	1.8 to 5.5	25	–0.1 to V <sub>S</sub> + 0.1	0.01	200	0.35	0.16	55
OPA2314-Q1	1.8 to 5.5	180	-0.2 to V <sub>S</sub> + 0.2	2.5	10	2.7	1.5	14
OPAx376-Q1	2.2 to 5.5	950	–0.1 to V <sub>S</sub> + 0.1	0.025	10	5.5	2	7.5
TLV226x-Q1	2.7 to 8	500	–0.3 to $V_{\rm S}$ – 0.8	0.95	60	0.67	0.55	12

All DC specifications are maximum values while AC specifications are typical values.

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O <sup>(1)</sup>	DESCRIPTION			
NAME	NO.	1/0()	DESCRIPTION			
+IN A	3	I	Noninverting input, channel A			
+IN B	5	I	Noninverting input, channel B			
–IN A	2	I	Inverting input, channel A			
–IN B	6	I	Inverting input, channel B			
OUT A	1	0	Output, channel A			
OUT B	7	0	Output, channel B			
V+	8	_	Positive (highest) power supply			
V–	4	—	Negative (lowest) power supply			

(1) I = input, O = output

# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Vs	Supply voltage		16.5	V
VI	Input voltage <sup>(2)</sup>		Vs	V
V <sub>ID</sub>	Differential input voltage		VS	V
I <sub>O</sub>	Output current		100	mA
	Continuous total power dissipation	See the Informati		
TJ	Maximum junction temperature		150	°C
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		300	°C
T <sub>stg</sub>	Storage temperature	-65	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Relative to the V–.

#### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Flastrastatia diasharaa	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	M
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 7.3 Recommended Operating Conditions

			MIN	MAX	UNIT	
Vs	Supply voltage	Dual supply	±1.35	±8	N	
	Supply voltage	Single supply	2.7	16	v	
	Input common-mode voltage		-0.2	V <sub>S</sub> – 1.2	V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

#### 7.4 Thermal Information

		TLV27L2-Q1	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	122.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	70.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	22.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	62.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 7.5 Electrical Characteristics

at recommended operating conditions,  $V_S$  = 2.7 V, 5 V, and 10 V (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT
C PER	FORMANCE							
	Input offect veltage	$V_{IC} = V_S / 2, V_O = V_S$	s / 2,	25°C		0.5	5	
/ <sub>IO</sub>	Input offset voltage	$R_L = 100 \text{ k}\Omega, R_S = 8$	$V_{\rm IC} = V_{\rm S} / 2, V_{\rm O} = V_{\rm S} / 2, R_{\rm L} = 100 \text{ k}\Omega, R_{\rm S} = 50 \Omega$				7	mV
X <sub>VIO</sub>	Offset voltage drift	$V_{IC} = V_S / 2, V_O = V_S$	/ <sub>S</sub> / 2,	25°C		1.1		µV/°C
	,	$R_L = 100 \text{ k}\Omega, R_S = 50 \Omega$		25°C	71	86		•
CMRR	Common-mode rejection ratio	$V_{IC} = 0 V \text{ to } V_S - 1.$	2 V, R <sub>S</sub> = 50 Ω	Full range	71	00		dB
				25°C	80	100		
		N N 10	$V_{S} = 2.7 V, 5 V$	Full range	77	100		
AVD	Large-signal differential voltage amplification	$V_{O(PP)} = V_S / 2,$ $R_L = 100 \text{ k}\Omega,$		25°C	77	82		dB
			$V_{S} = \pm 5 V$	Full range	74			
	CHARACTERISTICS							
				≤ 25°C		1	60	
0	Input offset current	$V_{IC} = V_S / 2, V_O = V_S$		≤ 70°C			100	pА
		$R_{L} = 100 \text{ k}\Omega, R_{S} = 5$	Ω υα	≤ 125°C			1000	
				≤ 25°C		1	60	
в	Input bias current	$V_{IC} = V_S / 2, V_O = V_R = 100 \text{ k}\Omega, R_S = 5$	s / 2, 50 O	≤ 70°C			200	pА
		1.12 - 100 - 102, 100 = 0	JU 12	≤ 125°C			1000	
(d)	Differential input resistance			≤ 25°C		1000		GΩ
lic	Common-mode input capacitance	f = 1 kHz		≤ 25°C		8		pF
OWER	SUPPLY			i i			¥	
		V V /0		25°C		7	11	
lq	Quiescent current (per channel)	$V_{O} = V_{S}/2$		Full range			16	μA
SRR	Power supply rejection ratio	No load, $V_S = 2.7 V$	′ to 16 V,	25°C	74	82		dB
SKK	$(\Delta V_S / \Delta V_{IO})$	$V_{IC} = V_S / 2 V$		Full range	70			uБ
DUTPU	T CHARACTERISTICS							
			V <sub>S</sub> = 2.7 V	25°C		160	200	
		$V_{IC} = V_S / 2,$ $I_{OL} = 100 \ \mu A$	VS - 2.7 V	Full range			220	
			V <sub>S</sub> = 5 V	25°C		85	120	
			*5 - 0 *	Full range			200	mV
/o	Output voltage swing from rail		$V_{S} = \pm 5 V$	25°C		50	120	
0			5	Full range			150	
			V <sub>S</sub> = 5 V	25°C		420	800	-
		$V_{IC} = V_{S} / 2$ ,	0	Full range			900	
		I <sub>OL</sub> = 500 μA	$V_{S} = \pm 5 V$	25°C		200	400	
				Full range			500	
)	Output current	$V_{O} = 0.5 V$ from rail	, V <sub>S</sub> = 2.7 V	25°C		400		μA
				0.000			T	
GBP	Gain bandwidth product	$R_{L} = 100 \text{ k}\Omega, C_{L} = 1$	IU p⊢, t = 1 kHz	25°C		160		kHz
		$V_{O(pp)} = 1 V, R_L = 1$	00 kΩ,	25°C		0.06		
ŝR	Slew rate at unity gain	$O_{(pp)} = 100$ K2, CL = 50  pF		-40°C		0.05		V/µs
				125°C		0.8		ō
M	Phase margin	$R_{L} = 100 \text{ k}\Omega, C_{L} = 50 \text{ pF}$		25°C		62		0
5	Settling time (0.1%)	$V_{(STEP)pp} = 1 V, A_V =$		25°C		62		μs
		$CL = 50 \text{ pF}, R_L = 10$	JU KU, Tall			44		
	ND DISTORTION DEDEODMANOE							
NOISE A	AND DISTORTION PERFORMANCE Equivalent input noise voltage	f = 1 kHz		25°C		89		nV/√H

(1) Full range is -40°C to 125°C for I suffix.


**ISTRUMENTS** 

EXAS


# 7.6 Typical Characteristics

Table	1.	Table	of	Graphs
Iabio		1 abio	•••	O aprio

		FIGURE
Input offset voltage (V <sub>IO</sub> )	vs Common-mode input voltage ( $V_{IC}$ )	Figure 1, Figure 2, Figure 3
Input bias and offset current ( $I_{IB}$ and $I_{IO}$ )	vs Free-air temperature (T <sub>A</sub> )	Figure 4
High-level output voltage (V <sub>OH</sub> )	vs High-level output current (I <sub>OH</sub> )	Figure 5, Figure 7, Figure 9
Low-level output voltage (V <sub>OL</sub> )	vs Low-level output current (I <sub>OL</sub> )	Figure 6, Figure 8, Figure 10
Quiescent current ( $I_{O}$ )	vs Supply voltage (V <sub>S</sub> )	Figure 11
	vs Free-air temperature (T <sub>A</sub> )	Figure 12
Supply voltage and supply current ramp up		Figure 13
Differential voltage gain and phase shift $(A_{VD})$	vs Frequency (f)	Figure 14
Gain-bandwidth product (GBP)	vs Free-air temperature (T <sub>A</sub> )	Figure 15
Phase margin (φ <sub>m</sub> )	vs Load capacitance (CL)	Figure 16
Common-mode rejection ratio (CMRR)	vs Frequency (f)	Figure 17
Power supply rejection ratio (PSRR)	vs Frequency (f)	Figure 18
Input referred noise voltage	vs Frequency (f)	Figure 19
Slew rate (SR)	vs Free-air temperature (T <sub>A</sub> )	Figure 20
Peak-to-peak output voltage (V <sub>O(PP)</sub> )	vs Frequency (f)	Figure 21
Inverting small-signal response		Figure 22
Inverting large-signal response		Figure 23
Crosstalk	vs Frequency (f)	Figure 24










#### TLV27L2-Q1

SLOS922A - SEPTEMBER 2015 - REVISED DECEMBER 2015










Figure 11. Quiescent Current vs Supply Voltage




2.7 –40°C 2.4 0°C 25°C 2.1 Low-Level Output Voltage (V) 70°C 1.8 125°C 1.5 1.2 0.9 0.6 0.3 0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 Low-Level Output Current (mA)  $V_{S} = 2.7 V$ 










8








#### TLV27L2-Q1

SLOS922A - SEPTEMBER 2015-REVISED DECEMBER 2015



#### Figure 24. Crosstalk vs Frequency

10 Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The TLV27L2-Q1 device is a micropower, rail-to-rail output, operational amplifier. This device operates from 2.7 V to 16 V, is unity-gain stable, and is suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving  $\leq$  10-k $\Omega$  loads connected to any point between V+ and ground. The input common-mode voltage range includes the negative rail and allows the TLV27L2-Q1 device to be used in virtually any single-supply application from 2.7 V to 16 V. The typical supply current of 7 µA makes the TLV27L2-Q1 device an excellent choice for battery operated systems.


#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Offset Voltage

The output offset voltage ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. Use the schematic and formula in Figure 25 to calculate the output offset voltage.





#### 8.4 Device Functional Modes

The TLV27L2-Q1 device is powered on when the supply is connected. The device can be operated as a singlesupply operational amplifier or a dual-supply amplifier, depending on the application. The TLV27L2-Q1 device operates from power supplies as low as 2.7 V or as high as 16 V.

**ISTRUMENTS** 

FXAS

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way limit the bandwidth is to place an RC filter at the noninverting terminal of the amplifier as shown in Figure 26.




Figure 26. Single-Pole Low-Pass Filter

If even more attenuation is required, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do select an amplifier with an appropriate bandwidth can result in phase shift of the amplifier.




Figure 27. 2-Pole Low-Pass Sallen-Key Filter

#### 9.2 Typical Application

This single-supply low-side, bi-directional current sensing solution can accurately detect load currents from -1 A to +1 A. The linear range of the output is from 110 mV to 3.19 V. The design uses the TLV27L2-Q1 device configured as a difference amplifier and reference voltage buffer.

Low-side current sensing is desirable because the common-mode voltage is near ground. Therefore the current sensing solution is independent of the bus voltage,  $V_{BUS}$ . When sensing bidirectional currents, a reference voltage must be added to differentiate between positive and negative currents. Figure 28 shows a general circuit topology for a low-side, bidirectional current-sensing solution. This topology is particularly useful when cost is a priority at the expense of accuracy and printed circuit board (PCB) space. The shunt voltage (V<sub>SHUNT</sub>) is created



(1)

#### www.ti.com

#### **Typical Application (continued)**

by the load current ( $I_{LOAD}$ ) flowing through the shunt resistor ( $R_{SHUNT}$ ). The  $V_{SHUNT}$  voltage is amplified by an op amp (U1A) according to the gain set by the ratio of R4 to R3. To achieve the transfer function in Equation 1 and to minimize errors, set R4 equal to R2 and R3 equal to R1. To provide the reference voltage in this design, divide down the supply voltage ( $V_{CC}$ ) using R5 and R6. The reference voltage is then buffered using an additional op amp (U1B).

 $V_{OUT} = V_{SHUNT} \times Gain_{Diff Amp} + V_{ref}$ 




Figure 28. Application Schematic ±1-A Single-Supply Low-Side Current Sensing Solution

#### 9.2.1 Design Requirements

The design requirements are as follows:

Supply voltage: 3.3 V

Input: -1 A to +1 A

Output: 110 mV to 3.19 V

Maximum shunt voltage: ±100 mV

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Shunt Resistor (R<sub>SHUNT</sub>)

As shown in Figure 28, the value of  $V_{SHUNT}$  is the ground potential for the system load. If the value of  $V_{SHUNT}$  is too large, it can cause issues when interfacing with systems with a true ground potential of 0 V. If the value of  $V_{SHUNT}$  is too negative, it can violate the input common-mode voltage of the differential amplifier in addition to potential interfacing issues. Therefore, limit the voltage across the shunt resistor. Use Equation 2 to calculate the maximum value of  $R_{SHUNT}$  given a maximum shunt voltage of 100 mV.

$$R_{SHUNT(MAX)} = \frac{|V_{SHUNT(MAX)}|}{|I_{LOAD(MAX)}|} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega$$
(2)

Because cost is a priority in this design, a shunt resistor with a 0.5% tolerance was selected.

NSTRUMENTS www.ti.com

**EXAS** 

### **Typical Application (continued)**

#### 9.2.2.2 Operational Amplifiers

The shunt voltage in this design can range from -100 mV to +100 mV. The shut voltage is divided down by the resistors, R1 and R2. The op amp configured as a difference amplifier (U1A) must have an input common-mode that includes this voltage range. Therefore an op amp with rail-to-rail input (RRI) that extends below V– is recommended. The output swing of the amplifier should also be rail-to-rail output (RRO) to maximize the dynamic range of the system. Use of a CMOS op amp is recommended because the supply voltage is 3.3 V. The supply-splitter op amp (U1B) should have low offset voltage. Because this design includes two op amps, a dual package minimizes the required area. This design uses the TLV27L2-Q1 device because it is a RRO CMOS device. In addition, the cost versus performance of the device is excellent.

#### 9.2.2.3 Reference Voltage Resistors (R5-R6)

Because the load current range is symmetric (-1 A to +1 A), the resistors that divide down the supply voltage should be equal so that the reference voltage is the mid supply ([(V+) - (V-)] / 2 or, for this example, (3.3 V - 0 V) / 2 = 1.65 V). Because cost is a priority in this design, the tolerance should be consistent with the shunt resistor tolerance (0.5%). Finally, select resistors that are large enough to meet the power consumption requirement of the system. For this design, 10-k $\Omega$  resistors were selected.

#### 9.2.2.4 Difference Amplifier Gain Setting Resistors (R1-R4)

Equation 3 and Equation 4 show the input common-mode ( $V_{CM}$ ) and output voltage range ( $V_{OUT}$ ) of the TLV27L2-Q1 device given a 3.3-V supply.

$$-200 \text{ mV} < V_{CM} < 2.1 \text{ V}$$
(3)  
100 mV < V\_{OUT} < 3.2 V (4)

Use Equation 5 to calculate the gain.

$$Gain_{Diff\_Amp} = \frac{V_{OUT\_MAX} - V_{OUT\_MIN}}{R_{SHUNT} \times (I_{MAX} - I_{MIN})} = \frac{3.2 \text{ V} - 100 \text{ mV}}{100 \text{ m}\Omega \times (1 \text{ A} - (1 \text{ A}))} = 15.5 \frac{\text{V}}{\text{V}}$$
(5)

The selected value for the R1 and R3 resistors was 1 k $\Omega$ . The selected value for the R2 and R4 resistors was 15.4 k $\Omega$ , which is the nearest 0.1% value to the ideal value of 15.5 k $\Omega$ . Therefore, the ideal gain of the difference amplifier is 15.4 V/V.

#### 9.2.3 Application Curve

Figure 29 shows the measured transfer function of the design.




Figure 29. Measured Output Voltage vs Load Current (Board 1)



### **10** Power Supply Recommendations

The TLV27L2-Q1 device is specified for operation from 2.7 V to 16 V ( $\pm$ 1.35 V to  $\pm$ 8 V); many specifications apply from -40°C to +125°C. The *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

#### CAUTION

Supply voltages larger than 16.5 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines* section.

# 11 Layout


### 11.1 Layout Guidelines

To achieve the levels of high performance of the TLV27L2-Q1 device, follow proper printed-circuit board design techniques. The following list is a general set of guidelines:

- Ground planes—Using a ground plane on the board is highly recommended to provide all components with a low inductive-ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. Sharing the tantalum capacitor among several amplifiers is possible depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board are
  the best implementation.
- Short trace runs and compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To achieve this performance, the circuit layout should be as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. The length should be kept as short as possible which helps minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, keep the lead lengths as short as possible.

TLV27L2-Q1 SLOS922A – SEPTEMBER 2015 – REVISED DECEMBER 2015

#### 11.2 Layout Example






Figure 30. TLV27L2-Q1 Layout Example

## **11.3 General Power Dissipation Considerations**

Use to calculate the maximum power dissipation for a given  $\theta_{JA}$ .


$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}}\text{-}\mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

where

- P<sub>D</sub> = Maximum power dissipation of TLV27L2-Q1 IC (watts)
- T<sub>MAX</sub> = Absolute maximum junction temperature (150°C)
- T<sub>A</sub> = Free-ambient air temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 
  - $\theta_{JC}$  = Thermal coefficient from junction to case
  - $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)



#### General Power Dissipation Considerations (continued)



 $T_{\rm J} = 150^{\circ}{\rm C}$  Results are with no air flow and using JEDEC Standard Low-K test PCB.

#### Figure 31. Maximum Power Dissipation vs Free-Air Temperature

## **12** Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- OPAx348-Q1 1-MHz 45-µA CMOS Rail-to-Rail Operational Amplifier, SBOS465
- OPAx333-Q1 1.8-V microPower CMOS Operational Amplifier Zero-Drift Series, SBOS522
- OPA2314-Q1 3-MHz, Low-Power, Low-Noise, RRIO, 1.8-V CMOS Operational Amplifier, SLOS896
- OPAx376-Q1 Low-Noise, Low Quiescent Current, Precision Operational Amplifier e-trim<sup>™</sup> Series, SBOS549
- TLV226x-Q1 Advanced LinCMOS<sup>™</sup> CMOS Operational Amplifiers, SGLS193

#### **12.2 Community Resource**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.



#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV27L2QDRQ1	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	27L2Q1
TLV27L2QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	27L2Q1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV27L2-Q1 :

Catalog : TLV27L2



NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV27L2QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

23-Jul-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV27L2QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0

# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated