TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF 550-µA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

Operational Amplifier

Qualified for Automotive Applications

- Rail-To-Rail Output
- Wide Bandwidth . . . 3 MHz
- High Slew Rate . . . 2 .4 V/μs
- Supply Voltage Range . . . 2.7 V to 16 V
- Supply Current . . . 550 μA/Channel
- Input Noise Voltage . . . 39 nV/√Hz
- Input Bias Current . . . 1 pA
- Specified Temperature Range

 40°C to 125°C . . . Automotive Grade
- Ultrasmall Packaging5-Pin SOT-23 (TLV271)
- Ideal Upgrade for TLC27x Family

description

The TLV27x takes the minimum operating supply voltage down to 2.7 V over the extended automotive temperature range while adding the rail-to-rail output swing feature. This makes it an ideal alternative to the TLC27x family for applications where rail-to-rail output swings are essential. The TLV27x also provides 3-MHz bandwidth from only $550~\mu A$.

Like the TLC27x, the TLV27x is fully specified for 5-V and \pm 5-V supplies. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from a variety of rechargeable cells (\pm 8 V supplies down to \pm 1.35 V).

The CMOS inputs enable use in high-impedance sensor interfaces, with the lower voltage operation making an attractive alternative for the TLC27x in battery-powered applications.

The 2.7-V operation makes it compatible with Li-Ion powered systems and the operating supply voltage range of many micropower microcontrollers available today including Texas Instruments MSP430.

SELECTION OF SIGNAL AMPLIFIER PRODUCTS†

DEVICE	V _{DD} (V)	V _{IO} (μV)	lq/Ch (μA)	I _{IB} (pA)	GBW (MHz)	SR (V/μs)	SHUTDOWN TO- RAIL		SINGLES/DUALS/QUADS
TLV27x	2.7–16	500	550	1	3	2.4	_	0	S/D/Q
TLC27x	3–16	1100	675	1	1.7	3.6	_	_	S/D/Q
TLV237x	2.7–16	500	550	1	3	2.4	Yes	I/O	S/D/Q
TLC227x	4–16	300	1100	1	2.2	3.6	_	0	D/Q
TLV246x	2.7–6	150	550	1300	6.4	1.6	Yes	I/O	S/D/Q
TLV247x	2.7–6	250	600	2	2.8	1.5	Yes	I/O	S/D/Q
TLV244x	2.7–10	300	725	1	1.8	1.4	_	0	D/Q

[†] Typical values measured at 5 V, 25°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF $550-\mu$ A/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

FAMILY PACKAGE TABLE[†]

DE1//OF	NUMBER OF	UMBER OF PACKAGE TYPES [‡]				
DEVICE	CHANNELS	SOIC	SOT-23	OT-23 TSSOP MSO		EVM BOARD
TLV271	1	8	5	_	_	See the EVM
TLV272	2	8	_	_	8	Selection Guide
TLV274	4	14	_	14	_	(SLOU060)

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

TLV271 AVAILABLE OPTIONS

		P	ACKAGED DEVICES		
TA	V _{IO} MAX AT 25°C	SMALL OUTLINE	SOT-23		
	20 0	(D)	(DBV)	SYMBOL	
-40°C to 125°C	5 mV	TLV271QDRQ1	TLV271QDBVRQ1	271Q	

TLV272 AVAILABLE OPTIONS

	.,	P	PACKAGED DEVICES					
TA	V _{IO} MAX AT 25°C	SMALL OUTLINE	MSOP					
	20 0	(D)	(DGK)	SYMBOL				
-40°C to 125°C	5 mV	TLV272QDRQ1	TLV272QDGKRQ1 [†]					

[†] Product Preview

TLV274 AVAILABLE OPTIONS


		PACKAGEI	DEVICES	
T _A	V _{IO} MAX AT 25°C	SMALL OUTLINE (D)	TSSOP (PW)	
-40°C to 125°C	5 mV	TLV274QDRQ1	TLV274QPWRQ1	



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


[§] Product Preview

TLV27x PACKAGE PINOUTS(1)



NC – No internal connection (1) SOT–23 may or may not be indicated

TYPICAL PIN 1 INDICATORS



TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID}	
Input voltage range, V _I (see Note 1)	–0.2 V to V _{DD} + 0.2 V
Input current range, I ₁	±10 mA
Output current range, I _O	±100 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	(°C/W)	θ _{JA} (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 25°C POWER RATING
D (8)	38.3	176	710 mW	396 mW
D (14)	26.9	122.3	1022 mW	531 mW
DBV (5)	55	324.1	385 mW	201 mW
DGK (8)	54.23	259.96	481 mW	250 mW
PW (14)	29.3	173.6	720 mW	374 mW

recommended operating conditions

		1	MIN	MAX	UNIT
Supply voltage, V _{DD}	Single supply		2.7	16	V
	Split supply	±1	1.35	±8	V
Common-mode input voltage range, V _{ICR}			0	V _{DD} -1.35	V
Operating free-air temperature, T _A	Q-suffix		-40	125	°C



electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDIT	TIONS	T _A †	MIN	TYP	MAX	UNIT
				25°C		0.5	5	
V _{IO}	Input offset voltage	$V_{IC} = V_{DD}/2,$ $R_{I} = 10 \text{ k}\Omega,$					7	mV
α_{VIO}	Offset voltage drift	- H_ = 10 K22,	115 - 30 22	25°C		2		μV/°C
		$V_{IC} = 0$ to $V_{DD} - 1.35V$,	V 0.7.V	25°C	53	70		
	Common-mode rejection ratio	$R_S = 50 \Omega$	$V_{DD} = 2.7 \text{ V}$	Full range	54			dB
OMBB		V_{IC} = 0 to V_{DD} -1.35V, R_S = 50 Ω	V _{DD} = 5 V	25°C	58	80		
CMRR				Full range	57			
		$V_{IC} = 0$ to V_{DD} -1.35V, $R_S = 50 \Omega$	V _{DD} = 15 V	25°C	67	85		
				Full range	66			
				25°C	95	106		
			$V_{DD} = 2.7 V$	Full range	76			
	Large-signal differential voltage	$V_{O(PP)} = V_{DD}/2,$.,	25°C	80	110		-ID
A _{VD}	amplification	$R_L = 10 \text{ k}\Omega$	$V_{DD} = 5 V$	Full range	82			dB
			V 45.V	25°C	77	115		
			V _{DD} = 15 V	Full range	79			

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C.

input characteristics

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
			25°C		1	60	A
IIO	O Input offset current	$V_{DD} = 15 \text{ V}, V_{IC} = V_{DD}/2,$	125°C			1000	рA
	to and letter answers	$V_{O} = V_{DD}/2, R_{S} = 50 \Omega$	25°C		1	60	4
IB	Input bias current		125°C			1000	рA
r _{i(d)}	Differential input resistance		25°C		1000		GΩ
C _{IC}	Common-mode input capacitance	f = 21 kHz	25°C		8		pF

TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF $550-\mu$ A/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted)

output characteristics

	PARAMETER	TEST CONDITIONS	6	T _A †	MIN	TYP	MAX	UNIT
			.,	25°C	2.55	2.58		
			$V_{DD} = 2.7 \text{ V}$	Full range	2.48			
		V V (0 L 4 m)	V 5.V	25°C	4.9	4.93		
		$V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	$V_{DD} = 5 V$	Full range	4.85			v
			V 15 V	25°C	14.92	14.96		
V	High-level output voltage		V _{DD} = 15 V	Full range	14.9			
V _{OH}	High-level output voltage		V _{DD} = 2.7 V	25°C	1.88	2.1		V
			V _{DD} = 2.7 V	Full range	1.42			
		$V_{IC} = V_{DD}/2$, $I_{OH} = -5$ mA	V _{DD} = 5 V	25°C	4.58	4.68		
		V _{IC} = V _{DD} /2, I _{OH} = -5 mA	v _{DD} = 3 v	Full range	4.44			
			V _{DD} = 15 V	25°C	14.7	14.8		
			ADD = 12 A	Full range	14.6			
			V _{DD} = 2.7 V	25°C		0.1	0.15	v
			VDD = 2.7 V	Full range			0.22	
		$V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA	V _{DD} = 5 V	25°C		0.05	0.1	
			VDD = 3 V	Full range			0.15	
			V _{DD} = 15 V	25°C		0.05	0.08	
V_{OL}	Low-level output voltage			Full range			0.1	
VOL	Low lover output voltage		V _{DD} = 2.7 V	25°C		0.5	0.7	
				Full range			1.15	
		$V_{IC} = V_{DD}/2$, $I_{OL} = 5 \text{ mA}$	V _{DD} = 5 V	25°C		0.28	0.4	
		VIC - VDD/2, IOL - 3 IIIA	VDD = 3 V	Full range			0.54	
			V _{DD} = 15 V	25°C		0.19	0.3	
				Full range			0.35	
		$V_{O} = 0.5 \text{ V from rail, } V_{DD} = 2.7 \text{ V}$	Positive rail	25°C		4		
		vg = 0.0 v iioiii taii, vbb = 2.7 v	Negative rail	25°C		5		
	Output current	$V_O = 0.5 \text{ V from rail}, V_{DD} = 5 \text{ V}$	Positive rail	25°C		7		
Io	Output current	vo = 0.3 v 110111 1a11, vDD = 5 v	Negative rail	25°C		8		mA
		V 05V6	Positive rail	25°C		13		
		$V_O = 0.5 \text{ V from rail}, V_{DD} = 15 \text{ V}$	Negative rail	25°C		12		

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C. ‡ Depending on package dissipation rating



electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted) (continued)

power supply

PARAMETER		TEST CONE	T _A †	MIN	TYP	MAX	UNIT	
		$V_O = V_{DD}/2$	$V_{DD} = 2.7 \text{ V}$	25°C		470	560	μΑ
I _{DD} Supp	Supply current (per channel)		V _{DD} = 5 V	25°C		550	660	
	Supply current (per channel)		V 45 V	25°C		750	900	
			V _{DD} = 15 V	Full range			1200	
	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to } 15 \text{ V},$	$V_{IC} = V_{DD}/2$,	25°C	70	80		10
	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	65			dB

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C.

dynamic performance

	PARAMETER	TEST COND	ITIONS	T _A †	MIN	TYP	MAX	UNIT
HODW	Halle and a bounded dile	D 01:0 0 40 F	V _{DD} = 2.7 V	25°C		2.4		NAL 1-
UGBW	Unity gain bandwidth	$R_L = 2 k\Omega$, $C_L = 10 pF$	V _{DD} = 5 V to 15 V	25°C		3		MHz
			V 0.7.V	25°C	1.4	2.1		Mora
			$V_{DD} = 2.7 \text{ V}$	Full range	1			V/μs
CD.	Olassa maka lak sumiks main	$V_{O(PP)} = V_{DD}/2,$	V 5.V	25°C	1.4	2.4		\//
SR	Slew rate at unity gain	$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	$V_{DD} = 5 V$	Full range	1.2			V/μs
			V 45.V	25°C	1.9	2.1		\//
			V _{DD} = 15 V	Full range	1.4			V/μs
φ _m	Phase margin	$R_L = 2 k\Omega$	C _L = 10 pF	25°C		65		0
	Gain margin	$R_L = 2 k\Omega$	C _L = 10 pF	25°C		18		dB
	O alliforni filoso	$V_{DD} = 2.7 \text{ V},$ $V_{(STEP)PP} = 1 \text{ V}, A_V = -1,$ $C_L = 10 \text{ pF}, R_L = 2 \text{ k}\Omega$	0.1%	0500		2.9		_
t _s	Settling time	$V_{DD} = 5 \text{ V}, 15 \text{ V},$ $V_{(STEP)PP} = 1 \text{ V}, A_{V} = -1,$ $C_{L} = 47 \text{ pF}, R_{L} = 2 \text{ k}\Omega$	0.1%	25°C		2		μs

[†] Full range is -40°C to 125°C. If not specified, full range is -40°C to 125°C.

noise/distortion performance

	PARAMETER	TEST CONDI	TIONS	T _A	MIN	TYP	MAX	UNIT			
		V _{DD} = 2.7 V,	A _V = 1								
		$V_{O(PP)} = V_{DD}/2 V$,	A _V = 10	25°C		0.05%					
		$R_L = 2 k\Omega$, $f = 10 kHz$	A _V = 100			0.18%					
THD + N	Total harmonic distortion plus noise	V _{DD} = 5 V, ±5 V,	A _V = 1		0.02%						
		$V_{O(PP)} = V_{DD}/2 V$	A _V = 10	25°C		0.09%					
		$R_L = 2 k\Omega$, $f = 10K$	A _V = 100		0.5%						
.,	English land broad a size on the sec	f = 1 kHz		0500		39		->4/1			
V _n	Equivalent input noise voltage	f = 10 kHz		25°C	35			nV/√ Hz			
In	Equivalent input noise current	f = 1 kHz	25°C		0.6		fA/√ Hz				



TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
CMRR	Common-mode rejection ratio	vs Frequency	1
	Input bias and offset current	vs Free-air temperature	2
V_{OL}	Low-level output voltage	vs Low-level output current	3, 5, 7
V_{OH}	High-level output voltage	vs High-level output current	4, 6, 8
V _{O(PP)}	Peak-to-peak output voltage	vs Frequency	9
I _{DD}	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
A_{VD}	Differential voltage gain & phase	vs Frequency	12
	Gain-bandwidth product	vs Free-air temperature	13
0.0	Olemanda	vs Supply voltage	14
SR	Slew rate	vs Free-air temperature	15
ϕ_{m}	Phase margin	vs Capacitive load	16
V _n	Equivalent input noise voltage	vs Frequency	17
	Voltage-follower large-signal pulse response		18, 19
	Voltage-follower small-signal pulse response		20
	Inverting large-signal response		21, 22
	Inverting small-signal response		23
	Crosstalk	vs Frequency	24



TYPICAL CHARACTERISTICS







Figure 8

Figure 7

Figure 9

TYPICAL CHARACTERISTICS






Figure 11

DIFFERENTIAL VOLTAGE GAIN AND PHASE




Figure 12




Figure 13






Figure 14







TYPICAL CHARACTERISTICS

EQUIVALENT INPUT NOISE VOLTAGE




Figure 17

VOLTAGE-FOLLOWER LARGE-SIGNAL




Figure 18

VOLTAGE-FOLLOWER LARGE-SIGNAL




Figure 19

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE




Figure 20

INVERTING LARGE-SIGNAL RESPONSE




Figure 21

INVERTING LARGE-SIGNAL RESPONSE





Figure 22



TYPICAL CHARACTERISTICS






Figure 23

Figure 24

APPLICATION INFORMATION

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 25. A minimum value of 20 Ω should work well for most applications.




Figure 25. Driving a Capacitive Load

APPLICATION INFORMATION

offset voltage

The output offset voltage (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 26. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 27).




Figure 27. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For the best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 28. 2-Pole Low-Pass Sallen-Key Filter



TLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF 550-µA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SGLS275A - OCTOBER 2004 - REVISED JUNE 2008

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV27x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 29 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of TLV27x IC (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 29. Maximum Power Dissipation vs Free-Air Temperature

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 9.1, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 30 are generated using TLV27x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate

 V_{DD}

- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

99

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 30. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV271QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(271Q, PDVQ)
TLV271QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(271Q, PDVQ)
TLV271QDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(271Q, PDVQ)
TLV271QDRG4Q1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1
TLV271QDRG4Q1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1
TLV271QDRG4Q1.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1
TLV271QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1
TLV271QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1
TLV271QDRQ1.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T271Q1
TLV272QDRG4Q1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1
TLV272QDRG4Q1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1
TLV272QDRG4Q1.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1
TLV272QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1
TLV272QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1
TLV272QDRQ1.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T272Q1
TLV274QDRG4Q1	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 125	TLV274Q1
TLV274QDRQ1	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q1
TLV274QDRQ1.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q1
TLV274QDRQ1.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q1
TLV274QPWRG4Q1	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q
TLV274QPWRG4Q1.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q
TLV274QPWRG4Q1.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV274Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV271-Q1, TLV272-Q1, TLV274-Q1:

Catalog: TLV271, TLV272, TLV274

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV271QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV274QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV271QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV274QPWRG4Q1	TSSOP	PW	14	2000	353.0	353.0	32.0





NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025