

TLIN1022A-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout

1 Features

- AEC-Q100 (grade 1) qualified for automotive applications
- Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4 electrical physical layer (EPL) specification
- Conforms to SAE J2602-1 LIN network for vehicle applications
- **Functional Safety-Capable**
 - [Documentation available to aid in functional safety system design](#)
- Supports 12-V battery applications
- LIN transmit data rate up to 20 kbps
- LIN receive data rate up to 100 kbps
- Wide operational supply voltage range from 4 V to 36 V
- Sleep mode: ultra-low current consumption allows wake-up event from:
 - LIN bus
 - Local wake up through EN
- Power up and power down glitch-free operation on LIN bus and RXD output
- Protection features:
 - ± 45 V LIN bus fault tolerant
 - Undervoltage protection on V_{SUP}
 - TXD Dominant time out protection (DTO)
 - Thermal shutdown protection
 - Unpowered node or ground disconnection failsafe at system level.
- Available in SOIC (14) package and leadless VSON (14) package with wettable flanks

2 Applications

- [Body electronics and lighting](#)
- [Hybrid electric vehicles and power train systems](#)
- [Infotainment and cluster](#)
- [Appliances](#)

3 Description


The TLIN1022A-Q1 is a Dual Local Interconnect Network (LIN) physical layer transceiver with integrated wake-up and protection features, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards. LIN is a single wire bidirectional bus typically used for low speed in-vehicle networks using data rates up to 20 kbps. The TLIN1022A-Q1 is designed to support 12-V applications with wider operating voltage and additional bus-fault protection.

The LIN receiver supports data rates up to 100 kbps for faster in-line programming. The TLIN1022A-Q1 converts the LIN protocol data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or EN pin.


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TLIN1022A-Q1	SOIC (14) (D)	5.00 mm x 8.65 mm
	VSON (14) (DMT)	3.00 mm x 4.50 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematics, Commander Mode¹



Simplified Schematics, Responder Mode²



Table of Contents

1 Features	1	9.2 Functional Block Diagram.....	22
2 Applications	1	9.3 Feature Description.....	22
3 Description	1	9.4 Device Functional Modes.....	25
4 Description (Continued)	3	10 Application Information Disclaimer	28
5 Revision History	3	10.1 Application Information.....	28
6 Pin Configuration and Functions	4	10.2 Typical Application.....	28
7 Specifications	5	11 Layout	32
7.1 Absolute Maximum Ratings	5	11.1 Layout Guidelines.....	32
7.2 ESD Ratings	5	11.2 Layout Example.....	33
7.3 ESD Ratings - IEC	5	12 Device and Documentation Support	34
7.4 Thermal Information	5	12.1 Documentation Support.....	34
7.5 Recommended Operating Conditions	6	12.2 Receiving Notification of Documentation Updates..	34
7.6 Electrical Characteristics	6	12.3 Support Resources.....	34
7.7 Duty Cycle Characteristics	8	12.4 Trademarks.....	34
7.8 Switching Characteristics	10	12.5 Electrostatic Discharge Caution.....	35
7.9 Typical Characteristics.....	11	12.6 Glossary.....	35
8 Parameter Measurement Information	13	13 Mechanical, Packaging, and Orderable Information	35
9 Detailed Description	21		
9.1 Overview.....	21		

4 Description (Continued)

The TLIN1022A-Q1 integrates a resistor for LIN responder node applications, ESD protection, and fault protection which allow for a reduced amount of external components in the applications. The device prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection. The device also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection.

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2021	*	Initial release

6 Pin Configuration and Functions




Figure 6-1. D Package, 14-Pin (SOIC), Top View




Figure 6-2. DMT Package, 14-Pin (VSON), Top View

Table 6-1. Pin Functions

PIN		Type	DESCRIPTION
NO.	NAME		
1	RXD1	O	Channel 1 RXD Output (open-drain) interface reporting state of LIN bus voltage
2	EN1	I	Channel 1 Enable Input- High puts the channel 1 in normal operation mode and low puts it in sleep mode
3	TXD1	I	Channel 1 TXD input interface to control state of LIN output
4	RXD2	O	Channel 2 RXD Output (open-drain) interface reporting state of LIN bus voltage
5	EN2	I	Channel 2 Enable Input- High puts the channel 2 in normal operation mode and low puts it in sleep mode
7	TXD2	I	Channel 2 TXD input interface to control state of LIN output
8	GND	GND	Ground
9	LIN2	HV I/O	Channel 2 High voltage LIN bus single-wire transmitter and receiver
10	V _{SUP}	Supply	Device Supply Voltage (connected to battery in series with external reverse blocking diode)
13	LIN1	HV I/O	Channel 1 High voltage LIN bus single-wire transmitter and receiver
6, 11, 12, 14	NC	–	Not Connected
Thermal Pad		–	Can be connected to the PCB ground plane to improve thermal coupling (DMT package only)

7 Specifications

7.1 Absolute Maximum Ratings

(1) (2)

Symbol	Parameter	MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO/DIS 17987)	–0.3	45	V
V _{LIN}	LIN bus input voltage (ISO/DIS 17987)	–45	45	V
V _{LOGIC}	Logic pin voltage (RXD, TXD, EN)	–0.3	6	V
I _O	Logic pin output current		8	mA
T _J	Junction temperature range	–55	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to ground terminal.

7.2 ESD Ratings

ESD Ratings				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM) classification level 3A: TXD, RXD, EN Pins, per AEC Q100-002 ⁽¹⁾		±4000	V
		Human body model (HBM) classification level 3B: LIN and V _{SUP} Pin with respect to ground		±8000	
		Charged device model (CDM) classification level C5, per AEC Q100-011	All pins	±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 ESD Ratings - IEC

ESD and Surge Protection Ratings			VALUE	UNIT
V _(ESD)	Electrostatic discharge, LIN, V _{SUP} to GND ⁽¹⁾	IEC 62228-2 per ISO 10605 Contact discharge R = 330 Ω, C = 150 pF	±8000	V
V _{TRAN}	ISO 7637-2 and IEC 62228-2 per IEC 62215-3 transients according to IBEE LIN EMC test specifications ⁽²⁾ (LIN, V _{SUP} to GND)	Pulse 1	–100	V
		Pulse 2	75	V
		Pulse 3a	–150	V
		Pulse 3b	100	V

- (1) Results given here are specific to the IEC 62228-2 Integrated circuits – EMC evaluation of transceivers – Part 2: LIN transceivers. Testing performed by OEM approved independent 3rd party, EMC report available upon request.
- (2) ISO 7637 is a system level transient test. Different system level configurations may lead to different results

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLIN1022AD-Q1	TLIN1022ADMT-Q1	UNIT
		D (SOIC)	DMT (VSON)	
		14-PINS	14-PINS	
R _{ΘJA}	Junction-to-ambient thermal resistance	82.3	35.5	°C/W
R _{ΘJC(top)}	Junction-to-case (top) thermal resistance	41.5	18.1	°C/W
R _{ΘJB}	Junction-to-board thermal resistance	38.4	13.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.9	0.6	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	38.1	13.1	°C/W

7.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TLIN1022AD-Q1	TLIN1022ADMT-Q1	UNIT
		D (SOIC)	DMT (VSON)	
		14-PINS	14-PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	2.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Recommended Operating Conditions

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER - DEFINITION		MIN	NOM	MAX	UNIT
V _{SUP}	Supply voltage	4		36	V
V _{LIN}	LIN Bus input voltage	0		36	V
V _{LOGIC}	Logic Pin Voltage (RXD, TXD, EN)	0		5.25	V
T _A	Ambient temperature range	-40		125	°C
TSD	Thermal shutdown rising threshold	165			°C
TSD _(HYS)	Thermal shutdown hysteresis		15		°C

7.6 Electrical Characteristics

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply						
V _{SUP}	Operational supply voltage (ISO/DIS 17987 Param 10)	Device is operational beyond the LIN defined nominal supply voltage range See Figure 8-1 and Figure 8-2	4		36	V
V _{SUP}	Nominal supply voltage (ISO/DIS 17987 Param 10): Normal Mode: Ramp V _{SUP} while LIN signal is a 10 kHz Square Wave with 50 % duty cycle and 36V swing	Normal and Standby Modes: ramp V _{SUP} while LIN signal is a 10 kHz square wave with 50 % duty cycle and 36V swing. See Figure 8-1 and Figure 8-2	4		36	V
		Sleep Mode	4		36	V
UV _{SUP}	Undervoltage V _{SUP} threshold		2.9		3.85	V
UV _{HYS}	Delta hysteresis voltage for V _{SUP} undervoltage threshold			0.2		V
I _{SUP}	Supply current	Normal Mode: EN = High, bus dominant: total bus load where R _{LIN} > 500 Ω and C _{LIN} < 10 nF		1.2	7.5	mA
		Standby Mode: EN = Low, bus dominant: total bus load where R _{LIN} > 500 Ω and C _{LIN} < 10 nF		1.1	3.75	mA
I _{SUP}	Supply current	Normal Mode: EN = High, Bus Recessive: LIN = V _{SUP}		670	1300	μA
		Standby Mode: EN = Low, Bus Recessive LIN = V _{SUP}		20	40	μA
		Sleep Mode: 4.0 V < V _{SUP} < 14 V, LIN = V _{SUP} , EN = 0 V, TXD and RXD Floating		10	20	μA
		Sleep Mode: 14 V < V _{SUP} < 36 V, LIN = V _{SUP} , EN = 0 V, TXD and RXD floating			30	μA
RXD1/RXD2 OUTPUT PIN (OPEN DRAIN)						
V _{OL}	Output Low voltage	Based upon external pull up to V _{CC} ⁽⁴⁾			0.6	V
I _{OL}	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5			mA
I _{ILG}	Leakage current, high-level	LIN = V _{SUP} , RXD = 5 V	−5	0	5	μA

7.6 Electrical Characteristics (continued)

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TXD1/TXD2 INPUT PIN						
V_{IL}	Low-level input voltage		−0.3		0.8	V
V_{IH}	High-level input voltage		2		5.25	V
V_{HYS}	Input threshold voltage, normal modes & selective wake modes			50	500	mV
I_{ILG}	Low-level input leakage current	TXD = Low	−5	0	5	μA
R_{TXD}	Internal pull-down resistor value		125	350	800	k Ω
EN1/EN2 INPUT PIN						
V_{IL}	Low-level input voltage		−0.3		0.8	V
V_{IH}	High-level input voltage		2		5.25	V
V_{HYS}	Hysteresis voltage	By design and characterization		50	500	mV
I_{ILG}	Low-level input current	EN = Low	−5	0	5	μA
R_{EN}	Internal Pulldown resistor		125	350	800	k Ω
LIN1/LIN2 PIN						
V_{OH}	LIN recessive high-level output voltage (3)	TXD = high, $I_O = 0\text{ mA}$, $V_{SUP} = 7\text{ V}$ to 36 V	0.85			V_{SUP}
V_{OH}	LIN recessive high-level output voltage (1) (2)	TXD = high, $I_O = 0\text{ mA}$, $7\text{ V} \leq V_{SUP} \leq 18\text{ V}$	0.8			V_{SUP}
V_{OH}	LIN recessive high-level output voltage (3)	TXD = high, $I_O = 0\text{ mA}$, $V_{SUP} = 4\text{ V} \leq V_{SUP} < 7\text{ V}$	3			V
V_{OL}	LIN dominant low- level output voltage (3)	TXD = low, $V_{SUP} = 7\text{ V}$ to 36 V			0.2	V_{SUP}
V_{OL}	LIN dominant low- level output voltage (1) (2)	TXD = low, $7\text{ V} \leq V_{SUP} \leq 18\text{ V}$			0.2	V_{SUP}
V_{OL}	LIN dominant low- level output voltage (3)	TXD = low, $V_{SUP} = 4\text{ V} \leq V_{SUP} < 7\text{ V}$			1.2	V
$V_{SUP_NON_OP}$	VSUP where impact of recessive LIN bus < 5% (ISO/DIS 17987 Param 11)	TXD & RXD open LIN = 4 V to 45 V	−0.3		45	V
I_{BUS_LIM}	Limiting current (ISO/DIS 17987 Param 12)	TXD = 0 V, $V_{LIN} = 18\text{ V}$, $V_{SUP} = 18\text{ V}$, $R_{MEAS} = 440\text{ }\Omega$, $V_{BUSDOM} < 4.518\text{ V}$	40	90	200	mA
$I_{BUS_PAS_dom}$	Receiver leakage current, dominant (ISO/DIS 17987 Param 13)	LIN = 0 V, $V_{SUP} = 12\text{ V}$ Driver off/ recessive; See Figure 8-6	−1			mA
$I_{BUS_PAS_rec1}$	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	LIN > V_{SUP} , $4\text{ V} \leq V_{SUP} \leq 36\text{ V}$ Driver off; See Figure 8-7			20	μA
$I_{BUS_PAS_rec2}$	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	LIN = V_{SUP} , Driver off; See Figure 8-7	−5		5	μA
$I_{BUS_NO_GND}$	Leakage current, loss of ground (ISO/DIS 17987 Param 15)	GND = V_{SUP} , $0\text{ V} \leq V_{LIN} = 18\text{ V}$, $V_{SUP} = 12\text{ V}$; See Figure 8-8	−1		1	mA
$I_{leak_gnd(dom)}$	Leakage current, loss of ground (5)	$V_{SUP} = 8\text{ V}$, GND = open, $V_{SUP} = 18\text{ V}$, GND = open $R_{Commander} = 1\text{ k}\Omega$, $C_L = 1\text{ nF}$ $R_{Responder} = 20\text{ k}\Omega$, $C_L = 1\text{ nF}$ LIN = dominant	−1		1	mA
$I_{leak_gnd(rec)}$	Leakage current, loss of ground (5)	$V_{SUP} = 8\text{ V}$, GND = open, $V_{SUP} = 18\text{ V}$, GND = open $R_{Commander} = 1\text{ k}\Omega$, $C_L = 1\text{ nF}$ $R_{Responder} = 20\text{ k}\Omega$, $C_L = 1\text{ nF}$ LIN = recessive	−100		100	μA
$I_{BUS_NO_BAT}$	Leakage current, loss of supply (ISO/DIS 17987 Param 16)	$0\text{ V} \leq V_{LIN} \leq 36\text{ V}$, $V_{SUP} = \text{GND}$; See Figure 8-9			5	μA

7.6 Electrical Characteristics (continued)

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{BUSdom}	Low-level input voltage (ISO/DIS 17987 Param 17) ⁽³⁾	LIN dominant (including LIN dominant for wake up); See Figure 8-4 and Figure 8-3			0.4	V_{SUP}
V_{BUSrec}	High-level input voltage (ISO/DIS 17987 Param 18) ⁽³⁾	LIN recessive; See Figure 8-4 and Figure 8-3	0.6			V_{SUP}
V_{IH}	LIN recessive high-level input voltage ⁽¹⁾ ⁽²⁾	$7\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$	0.47		0.6	V_{SUP}
V_{IL}	LIN dominant low-level input voltage ⁽¹⁾ ⁽²⁾	$7\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$	0.4		0.53	V_{SUP}
$V_{\text{BUS_CNT}}$	Receiver center threshold (ISO/DIS 17987 Param 19)	$V_{\text{BUS_CNT}} = (V_{\text{BUSdom}} + V_{\text{BUSrec}})/2$; See Figure 8-4 and Figure 8-3	0.475	0.5	0.525	V_{SUP}
V_{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20)	$V_{\text{HYS}} = (V_{\text{BUSrec}} - V_{\text{BUSdom}})$; See Figure 8-4 and Figure 8-3			0.175	V_{SUP}
V_{HYS}	Hysteresis voltage (SAE J2602)	$V_{\text{HYS}} = V_{\text{IH}} - V_{\text{IL}}$; See Figure 8-4 and Figure 8-3	0.07		0.175	V_{SUP}
$V_{\text{SERIAL_DIODE}}$	Serial diode LIN termination pull-up path (ISO/DIS 17987 Param 21)	$I_{\text{SERIAL_DIODE}} = 10\text{ }\mu\text{A}$	0.4	0.7	1	V
R_{PU}	Pull-up resistor to V_{SUP} (ISO/DIS 17987 Param 26)	Normal and Standby modes	20	45	60	k Ω
I_{RSLEEP}	Pull-up current source to V_{SUP}	Sleep mode, $V_{\text{SUP}} = 14\text{ V}$, LIN = GND	-20		-2	μA
C_{LINPIN}	Capacitance of the LIN pin	$V_{\text{SUP}} = 14\text{ V}$			25	pF

(1) SAE 2602 commander node load conditions: 5.5 nF/4 k Ω and 899 pF/20 k Ω

(2) SAE 2602 responder node load conditions: 5.5 nF/875 Ω and 899 pF/900 Ω

(3) ISO 17987 bus load conditions (C_{LINBUS} , R_{LINBUS}) include 1 nF/1 k Ω ; 6.8 nF/660 Ω ; 10 nF/500 Ω .

(4) RXD uses open drain output structure therefore V_{OL} level is based upon microcontroller supply voltage V_{CC} .

(5) $I_{\text{leak gnd}} = (V_{\text{BAT}} - V_{\text{LIN}})/R_{\text{Load}}$

7.7 Duty Cycle Characteristics

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$D1_{12V}$	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽³⁾	$TH_{\text{REC(MAX)}} = 0.744 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.581 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7\text{ V to }18\text{ V}$, $t_{\text{BIT}} = 50\text{ }\mu\text{s}$ (20 kbps), $D1 = t_{\text{BUS_rec(min)}}/(2 \times t_{\text{BIT}})$ (See Figure 8-10 , Figure 8-11)	0.396			
$D1_{12V}$	Duty Cycle 1 ⁽³⁾	$TH_{\text{REC(MAX)}} = 0.625 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.581 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 4\text{ V to }7\text{ V}$, $t_{\text{BIT}} = 50\text{ }\mu\text{s}$ (20 kbps), $D1 = t_{\text{BUS_rec(min)}}/(2 \times t_{\text{BIT}})$ (See Figure 8-10 , Figure 8-11)	0.396			
$D1$	Duty cycle 1 ⁽¹⁾ ⁽²⁾	$TH_{\text{REC(MAX)}} = 0.744 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.581 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7\text{ V to }18\text{ V}$, $t_{\text{BIT}} = 52\text{ }\mu\text{s}$, $D1 = t_{\text{BUS_rec(min)}}/(2 \times t_{\text{BIT}})$ (See Figure 8-10 , Figure 8-11)	0.396			
$D2_{12V}$	Duty Cycle 2 (ISO/DIS 17987 Param 28) ⁽³⁾	$TH_{\text{REC(MIN)}} = 0.422 \times V_{\text{SUP}}$, $TH_{\text{DOM(MIN)}} = 0.284 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7\text{ V to }18\text{ V}$, $t_{\text{BIT}} = 50\text{ }\mu\text{s}$ (20 kbps), $D2 = t_{\text{BUS_rec(MAX)}}/(2 \times t_{\text{BIT}})$ (See Figure 8-10 , Figure 8-11)			0.581	
$D2_{12V}$	Duty Cycle 2 ⁽³⁾	$TH_{\text{REC(MIN)}} = 0.546 \times V_{\text{SUP}}$, $TH_{\text{DOM(MIN)}} = 0.4 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 4\text{ V to }7\text{ V}$, $t_{\text{BIT}} = 50\text{ }\mu\text{s}$ (20 kbps), $D2 = t_{\text{BUS_rec(MAX)}}/(2 \times t_{\text{BIT}})$ (See Figure 8-10 , Figure 8-11)			0.581	

7.7 Duty Cycle Characteristics (continued)

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D2	Duty Cycle 2 ^{(1) (2)}	$TH_{REC(MIN)} = 0.422 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.284 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$ $D2 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.581	
D3 _{12V}	Duty Cycle 3 (ISO/DIS 17987 Param 29) ⁽³⁾	$TH_{REC(MAX)} = 0.778 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.417			
D3 _{12V}	Duty Cycle 3 ⁽³⁾	$TH_{REC(MAX)} = 0.645 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $V_{SUP} = 4\text{ V to }7\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.417			
D3	Duty Cycle 3 ^{(1) (2)}	$TH_{REC(MAX)} = 0.778 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.417			
D4 _{12V}	Duty Cycle 4 (ISO/DIS 17987 Param 30) ⁽³⁾	$TH_{REC(MIN)} = 0.389 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.251 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ (10.4 kbps), $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.59	
D4 _{12V}	Duty Cycle 4 ⁽³⁾	$TH_{REC(MIN)} = 0.422 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.284 \times V_{SUP}$, $V_{SUP} = 4\text{ V to }7\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ (10.4 kbps), $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.59	
D4	Duty Cycle 4 ^{(1) (2)}	$TH_{REC(MIN)} = 0.389 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.251 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.59	
D1 _{LB}	Duty cycle 1 at low battery ^{(1) (2)}	$TH_{REC(MAX)} = 0.665 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.499 \times V_{SUP}$, $V_{SUP} = 5.5\text{ V to }7\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$	0.396			
D2 _{LB}	Duty cycle 2 at low battery ^{(1) (2)}	$TH_{REC(MAX)} = 0.496 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.361 \times V_{SUP}$, $V_{SUP} = 6.1\text{ V to }7\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$			0.581	
D3 _{LB}	Duty cycle 3 at low battery ^{(1) (2)}	$TH_{REC(MAX)} = 0.665 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.499 \times V_{SUP}$, $V_{SUP} = 5.5\text{ V to }7\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$	0.396			
D4 _{LB}	Duty cycle 4 at low battery ^{(1) (2)}	$TH_{REC(MAX)} = 0.496 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.361 \times V_{SUP}$, $V_{SUP} = 6.1\text{ V to }7\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$			0.581	
Tr-d max	Transmitter propagation delay timings for the duty cycle ^{(1) (2)} Recessive to dominant	$TH_{REC(MAX)} = 0.744 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.581 \times V_{SUP}$, $7\text{ V} \leq V_{SUP} \leq 18\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$ $t_{REC(MAX_D1)} - t_{DOM(MIN_D1)}$			10.8	μs
Td-r max	Transmitter propagation delay timings for the duty cycle ^{(1) (2)} Dominant to recessive	$TH_{REC(MAX)} = 0.422 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.284 \times V_{SUP}$, $7\text{ V} \leq V_{SUP} \leq 18\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$ $t_{DOM(MAX_D2)} - t_{REC(MIN_D2)}$			8.4	μs
Tr-d max	Transmitter propagation delay timings for the duty cycle ^{(1) (2)} Recessive to dominant	$TH_{REC(MAX)} = 0.778 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $7\text{ V} \leq V_{SUP} \leq 18\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ $t_{REC(MAX_D3)} - t_{DOM(MIN_D3)}$			15.9	μs

7.7 Duty Cycle Characteristics (continued)

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Td-r max	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ Dominant to recessive $TH_{REC(MIN)} = 0.389 \times V_{SUP}$ $TH_{DOM(MIN)} = 0.251 \times V_{SUP}$ $7\text{ V} \leq V_{SUP} \leq 18\text{ V}$, $t_{BIT} = 96\text{ }\mu\text{s}$ $t_{DOM(MAX)}_{D4} - t_{REC(MIN)}_{D4}$			17.28	μs
Tr-d max_low	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ Recessive to dominant $TH_{REC(MAX)} = 0.665 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.499 \times V_{SUP}$ $5.5\text{ V} \leq V_{SUP} \leq 7\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$ $t_{REC(MAX)}_{low} - t_{DOM(MIN)}_{low}$			10.8	μs
Td-r max_low	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ Dominant to recessive $TH_{REC(MAX)} = 0.496 \times V_{SUP}$ $TH_{DOM(MAX)} = 0.361 \times V_{SUP}$ $6.1\text{ V} \leq V_{SUP} \leq 7\text{ V}$, $t_{BIT} = 52\text{ }\mu\text{s}$ $t_{DOM(MAX)}_{low} - t_{REC(MIN)}_{low}$			8.4	μs

- (1) SAE 2602 commander node load conditions: 5.5 nF/4 k Ω and 899 pF/20 k Ω
(2) SAE 2602 responder node load conditions: 5.5 nF/875 Ω and 899 pF/900 Ω
(3) ISO 17987 bus load conditions (C_{LINBUS} , R_{LINBUS}) include 1 nF/1 k Ω ; 6.8 nF/660 Ω ; 10 nF/500 Ω .

7.8 Switching Characteristics

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_{rx_pdr}	Receiver rising propagation delay time (ISO/DIS 17987 Param 31)	$R_{RXD} = 2.4\text{ k}\Omega$, $C_{RXD} = 20\text{ pF}$ (See Figure 8-12 and Figure 8-13)			6	μs
t_{rx_pdf}	Receiver falling propagation delay time (ISO/DIS 17987 Param 31)				6	μs
t_{rs_sym}	Symmetry of receiver propagation delay time	Rising edge with respect to falling edge, ($trx_sym = trx_pdf - trx_pdr$), $R_{RXD} = 2.4\text{ k}\Omega$, $C_{RXD} = 20\text{ pF}$ (See Figure 8-12 and Figure 8-13)	-2		2	μs
t_{LINBUS}	LIN wakeup time (Minimum dominant time on LIN bus for wakeup)	See Figure 8-16 , Figure 9-2 , and Figure 9-3	25	100	150	μs
t_{CLEAR}	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 9-3	8	17	50	μs
t_{DST}	Dominant state time out		20	34	80	ms
t_{MODE_CHANGE}	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin. See Figure 8-14 and Figure 9-4	2		15	μs
t_{NOMINT}	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid. See Figure 8-14			35	μs
t_{PWR}	Power up time	Upon power up time it takes for valid data on RXD			1.5	ms

7.9 Typical Characteristics




Figure 7-1. V_{OH} vs V_{SUP} and Temperature






Figure 7-2. V_{OL} vs V_{SUP} and Temperature




Normal Mode (Dominant)

Figure 7-3. Supply Current vs Voltage Supply Across Temperature




Normal Mode (Recessive)

Figure 7-4. Supply Current vs Voltage Supply Across Temperature



Standby Mode (Dominant)

Figure 7-5. Supply Current vs Voltage Supply and Temperature



Standby Mode (Recessive)

Figure 7-6. Supply Current vs Voltage Supply and Temperature

7.9 Typical Characteristics (continued)




Figure 7-7. Supply Current vs Voltage Supply and Temperature

8 Parameter Measurement Information




Figure 8-1. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10




Figure 8-2. RX Response: Operating Voltage Range






Figure 8-3. LIN Bus Input Signal




Copyright © 2017, Texas Instruments Incorporated

Figure 8-4. LIN Receiver Test with RX access Parameters 17, 18, 19, 20



Copyright © 2017, Texas Instruments Incorporated

Figure 8-5. V_{SUP_NON_OP} Parameter 11



Copyright © 2017, Texas Instruments Incorporated

Figure 8-6. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State $V_{BUS} = 0$ V, Parameter 13






Figure 8-7. Test Circuit for $I_{BUS_PAS_rec}$ Param 14




Copyright © 2017, Texas Instruments Incorporated

Figure 8-8. Test Circuit for $I_{BUS_NO_GND}$ Loss of GND



Copyright © 2017, Texas Instruments Incorporated

Figure 8-9. Test Circuit for $I_{BUS_NO_BAT}$ Loss of Battery



Copyright © 2017, Texas Instruments Incorporated

Figure 8-10. Test Circuit Slope Control and Duty Cycle Parameters 27, 28, 29, 30





Figure 8-11. Definition of Bus Timing Parameters



Copyright © 2017, Texas Instruments Incorporated

Figure 8-12. Propagation Delay Test Circuit; Parameters 31, 32





Figure 8-13. Propagation Delay



Copyright © 2017, Texas Instruments Incorporated

Figure 8-14. Mode Transitions




Figure 8-15. Wakeup Through EN




Figure 8-16. Wakeup through LIN

9 Detailed Description


9.1 Overview

The TLIN1022A-Q1 device is a Dual Local Interconnect Network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards, with integrated wake-up and protection features. The LIN bus is a single wire bidirectional bus typically used for low speed in-vehicle networks. The device transmitter supports data rates from 2.4 kbps to 20 kbps. The device receiver works up to 100 kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN1022A-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45 k Ω) and a series diode. No external pull-up components are required for responder node applications. Commander node applications require an external pull-up resistor (1 k Ω) plus a series diode per the LIN specification.

The device is designed to support 12-V applications with a wide input voltage operating range and also supports low-power sleep mode. The device also provides two methods to wake up: EN pin and from the LIN bus.

The TLIN1022A-Q1 integrates ESD protection and fault protection which allow for a reduction in the required external components in end applications. In the event of a ground shift or supply voltage disconnection, the device prevents back-feed current through LIN to the supply input. The device also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 45 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).

9.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a commander node application.

9.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin according to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAE J2602 specifications. This allows the TLIN1022A-Q1 to be used for high speed downloads at the end-of-line production

or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

9.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for commander node applications as per the LIN specification.

Figure 9-1 shows a commander node configuration and how the voltage levels are defined




Figure 9-1. Commander Node Configuration with Voltage Levels

9.3.2 TXD

TXD is the interface to the MCU's LIN protocol controller or SCI / UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground). When TXD is high the LIN output is recessive (near $V_{Battery}$). See Figure 9-1. The TXD input structure is compatible with processors using 3.3 V and 5 V I/O. TXD has an internal pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timeout timer.

9.3.3 RXD (Receive Output)

RXD is the interface to the MCU's LIN protocol controller or SCI / UART, which reports the state of the LIN bus voltage. LIN recessive (near $V_{Battery}$) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V I/O processors. If the microcontroller's RXD pin does not have an integrated pull-up, an external pull-up resistor to the processors I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake up request from the LIN bus.

9.3.4 V_{SUP} (Supply Voltage)

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse battery blocking diode (see Figure 9-1). If there is a loss of power at the ECU level, the device has low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage, as well as ensuring the input and output voltages are within their appropriate thresholds. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems

in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.6 EN (Enable Input)

EN1 and EN2 control the operational modes of the respective LIN channel. When EN1/EN2 is high the LIN1/LIN2 channel is in normal operating mode allowing a transmission path from TXD to respective LIN bus and from LIN to RXD. When EN1/EN2 is low the LIN1/LIN2 channel is put into sleep mode and there is no transmission path available. The channel can enter normal mode only after wake up. EN has an internal pull-down resistor to ensure the channel remains in low power mode even if EN floats.

9.3.7 Protection Features

The TLIN1022A-Q1 has several protection features.

9.3.8 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to ensure the LIN channel fails to a known state if TXD is disconnected. During this fault, the LIN channel remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on.

9.3.9 Bus Stuck Dominant System Fault: False Wake Up Lockout

The TLIN1022A-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus “clears” the bus stuck dominant, preventing excessive current use. [Figure 9-2](#) and [Figure 9-3](#) show the behavior of this protection.




Figure 9-2. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wakeup




Figure 9-3. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wakeup

9.3.10 Thermal Shutdown

The LIN transmitter is protected by limiting the current; however if the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the over-temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal operation mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pull-up termination remains on.

9.3.11 Undervoltage on V_{SUP}

The TLIN1022A-Q1 contains a power on reset circuit to avoid false bus messages during undervoltage conditions when V_{SUP} is less than UV_{SUP} .

9.3.12 Unpowered Device and LIN Bus


In automotive applications some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remain powered by the battery. The TLIN1022A-Q1 has a low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.

9.4 Device Functional Modes

The TLIN1022A-Q1 has three functional modes of operation; normal, sleep, and standby. The next sections describe these modes as well as how the device moves between the different modes. [Figure 9-4](#) graphically shows the relationship while [Table 9-1](#) shows the state of pins.

Table 9-1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	TRANSMITTER	COMMENT
Sleep	Low	Floating	Weak Current Pullup	Off	
Standby	Low	Low	45 k Ω (typical)	Off	Wake up event detected, waiting on MCU to set EN
Normal	High	LIN Bus Data	45 k Ω (typical)	Off	LIN transmission up to 20 kbps



Copyright © 2017, Texas Instruments Incorporated

Figure 9-4. Operating State Diagram

9.4.1 Normal Mode

If the EN1 or EN2 pin is high at power up, the channel powers up in normal mode. If EN1 or EN2 is low, the channel powers up in standby mode. The EN pin controls the mode of the channel. In normal operational mode, the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominant signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the LIN channel is in sleep or standby mode for $> t_{MODE_CHANGE}$ plus t_{NOMINT} .

9.4.2 Sleep Mode

Sleep Mode is the power saving mode for the TLIN1022A-Q1. Even with extremely low current consumption in this mode, the LIN channel can still wake-up from LIN bus through a wake-up signal or if EN is set high for $\geq t_{MODE_CHANGE}$. The LIN bus is filtered to prevent false wake-up events. The wake-up events must be active for the respective time periods (t_{LINBUS}).

Sleep mode is entered by setting EN low for longer than t_{MODE_CHANGE} .

While the channel is in sleep mode, the following conditions exist.

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input and LIN wake-up receiver are active.

9.4.3 Standby Mode

This mode is entered whenever a wake-up event occurs through the LIN bus while the channel is in sleep mode. The LIN bus responder termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See [Standby Mode Application Note](#) for more application information.

When EN is set high for longer than $t_{\text{MODE_CHANGE}}$ while the channel is in standby mode, the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

9.4.4 Wake-Up Events

There are two ways to wake-up from sleep mode:

- Remote wake-up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake-up event, eliminating false wake-ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake-up through EN being set high for longer than $t_{\text{MODE_CHANGE}}$.

9.4.4.1 Wake-Up Request (RXD)

When the TLIN1022A-Q1 encounters a wake-up event from the LIN bus, RXD goes low and the channel transitions to standby mode until EN is reasserted high and the channel enters normal mode. Once the LIN channel enters normal mode, the RXD pin releases the wake-up request signal and the RXD pin then reflects the receiver output from the corresponding LIN bus.

9.4.4.2 Mode Transitions

When any of the LIN channel of TLIN1022A-Q1 is transitioning between modes, the device needs the time, $t_{\text{MODE_CHANGE}}$, to allow the change to fully propagate from the EN pin through the channel into the new state. When transitioning from sleep or standby mode to normal mode, the transition time is the sum of $t_{\text{MODE_CHANGE}}$ and t_{NOMINT} .

10 Application Information Disclaimer

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The TLIN1022A-Q1 can be used as both a responder node device and a commander node device in a LIN network. The device comes with the ability to support both remote wake-up request and local wake-up request.

10.2 Typical Application

The device comes with an integrated 45 k Ω pull-up resistor and series diode for responder node applications. For commander node applications, an external 1 k Ω pull-up resistor with series blocking diode can be used. [Figure 10-1](#) shows the device being used in both commander mode and responder mode applications.



- A. If RXD on MCU or LIN responder has internal pullup; no external pullup resistor is needed.
- B. If RXD on MCU or LIN responder does not have an internal pullup requires external pullup resistor
- C. Commander node applications require an external 1 kΩ pullup resistor and serial diode.
- D. Decoupling capacitor values are system dependent but usually have 100 nF, 1 μF and ≥10 μF

Figure 10-1. Typical LIN Bus

10.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN1022A-Q1 to be used with 3.3-V and 5-V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up resistor to the processor I/O supply voltage is required. The select external pull-up resistor value should be

between 1 kΩ to 10 kΩ, depending on supply used (See I_{OL} in electrical characteristics). The V_{SUP} pin of the device should be decoupled with a 100 nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.

10.2.2 Detailed Design Procedures

10.2.2.1 Normal Mode Application Note

When using the TLIN1022A-Q1 in systems which are monitoring the RXD pin for a wake up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake up request until t_{MODE_CHANGE} . This is shown in Figure 8-14.

10.2.2.2 Standby Mode Application Note

If the TLIN1022A-Q1 detects an undervoltage on V_{SUP} the RXD pin transitions low, and signals to the software that the TLIN1022A-Q1 is in standby mode and should be returned to sleep mode for the lowest power state.

10.2.2.3 TXD Dominant State Timeout Application Note

The maximum dominant TXD time allowed by the TXD dominant state time out limits the minimum possible data rate of the device. The LIN protocol has different constraints for commander and responder applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

10.2.3 Application Curves

Figure 10-2 and Figure 10-3 show the propagation delay from the TXD pin to the LIN pin for both dominant to recessive and recessive to dominant edges. Waveforms are for 1 channel of the device configured in commander mode with external pull-up resistor (1 kΩ) and 680 pF bus capacitance.




Figure 10-2. Dominant to Recessive Propagation




Figure 10-3. Recessive to Dominant Propagation

Power Supply Recommendations

The TLIN1022A-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 4 V to 36 V. A 100 nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible. It is good practice for some applications with noisier supplies to include 1 μ F and 10 μ F decoupling capacitor.

11 Layout

In order for the PCB design to be successful, start with the design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

11.1 Layout Guidelines

- **Pin 1, 4 (RXD1/2):** The pin is an open-drain outputs and require an external pull-up resistor in the range of 1 k Ω and 10 k Ω to function properly. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- **Pin 2, 5 (EN1/2):** EN is an input pin that is used to place the device in a low power sleep mode. If this feature is not used, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series resistor, values between 1 k Ω and 10 k Ω . Additionally, a series resistor may be placed on the pin to limit current on the digital lines in the event of an over voltage fault.
- **Pin 6 (NC):** Not Connected.
- **Pin 3, 7 (TXD1/2):** The TXD pins are the transmitter input signals to the device from the processor. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 8 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- **Pin 9, 13 (LIN1/2):** This pin connects to the LIN bus. For responder node applications, a 220 pF capacitor to ground is implemented. For commander node applications and additional series resistor, a blocking diode should be placed between the LIN pin and the V_{SUP} pin. See [Figure 10-1](#).
- **Pin 10 (V_{SUP}):** This is the supply pin for the device. A 100 nF decoupling capacitor should be placed as close to the device as possible.
- **Pin 11, 12 and 14 (NC):** Not Connected.

Note

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

11.2 Layout Example




Figure 11-1. Layout Example

12 Device and Documentation Support

This device will conform to the following LIN standards. The core of what is needed is covered within this system spec, however reference should be made to these standards and any discrepancies pointed out and discussed. This document should provide all the basics of what is needed.

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- LIN Standards:
 - ISO/DIS 17987-1: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
 - ISO/DIS 17987-4: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
 - SAEJ2602-1: LIN Network for Vehicle Applications
 - LIN2.0, LIN2.1, LIN2.2 and LIN2.2A specification
- EMC requirements:
 - SAEJ2962-1
 - ISO 10605: Road vehicles - Test methods for electrical disturbances from electrostatic discharge
 - ISO 11452-4:2011: Road vehicles - Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
 - ISO 7637-1:2015: Road vehicles - Electrical disturbances from conduction and coupling - Part 1: Definitions and general considerations
 - ISO 7637-3: Road vehicles - Electrical disturbances from conduction and coupling - Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
 - IEC 62132-4:2006: Integrated circuits - Measurement of electromagnetic immunity 150 kHz to 1 GHz - Part 4: Direct RF power injection method
 - IEC 61000-4-2
 - IEC 61967-4
 - CISPR25
- Conformance Test requirements:
 - ISO/DIS 17987-7: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
 - SAEJ2602-2: LIN Network for Vehicle Applications Conformance Test
-

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLIN1022ADMTRQ1	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	T022A
TLIN1022ADMTRQ1.A	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T022A
TLIN1022ADRQ1	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(TL022, TL022A)
TLIN1022ADRQ1.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(TL022, TL022A)

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN1022ADMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TLIN1022ADRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN1022ADMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TLIN1022ADRQ1	SOIC	D	14	2500	353.0	353.0	32.0

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT

**NOTES:**


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT



D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DMT 14

VSON - 0.9 mm max height


3 x 4.5, 0.65 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225088/A



4223033/B 10/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4223033/B 10/2016


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15
77.4% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4223033/B 10/2016


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4225087/B 01/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



DMT0014B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4225087/B 01/2021


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DMT0014B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15
77.4% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4225087/B 01/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated