# TLE2142-Q1 Excalibur™ Low-Noise High-Speed Precision Operational Amplifier

#### 1 Features

Qualified for automotive applications

Low noise:

 10Hz: 15nV/√ Hz 1kHz: 10.5nV/√ Hz Load capability: 10000pF

Short-circuit output current: 20mA (minimum)

Slew rate: 27V/µs (minimum)

High gain-bandwidth product: 5.9MHz

Single or split supply: 4V to 44V

Fast settling time

340ns to 0.1%

400ns to 0.01%

Large output swing:  $V_{CC-}$  + 0.1V to  $V_{CC+}$  – 1V

## 2 Applications

**Traction inverter** 


Onboard charger

Automatic transmission

DC/DC converter

# 3 Description

The TLE2142-Q1 device is a high-performance, internally compensated operational amplifier built




using the Texas Instruments complementary bipolar Excalibur™ process. The device is a pin-compatible upgrade to standard industry products.

The design incorporates an input stage that simultaneously achieves low audio-band noise of  $10.5 \text{nV}/\sqrt{\text{Hz}}$  with a 10Hz1/f corner and symmetrical 40V/µs slew rate typically with loads up to 800pF. The resulting low distortion and high power bandwidth are important in high-fidelity audio applications. A fast settling time of 430ns to 0.1% of a 10V step with a 2kΩ/100pF load is useful in fast actuator/positioning drivers. Under similar test conditions, settling time to 0.01% is 640ns.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TLE2142-Q1	D (SOIC, 8)	4.9mm × 6mm

- For all available packages, see Section 8.
- The package size (length × width) is a nominal value and includes pins, where applicable.





# **Table of Contents**

1 Features1	4.9 Typical Characteristics	. 8
2 Applications1	5 Detailed Description	
3 Description1	5.1 Overview	
4 Specifications3	6 Device and Documentation Support	19
4.1 Absolute Maximum Ratings3	6.1 Receiving Notification of Documentation Updates	19
4.2 ESD Ratings3	6.2 Support Resources	19
4.3 Recommended Operating Conditions3	6.3 Trademarks	
4.4 Thermal Information4	6.4 Electrostatic Discharge Caution	19
4.5 Operating Characteristics: V <sub>CC</sub> = 5V4	6.5 Glossary	
4.6 Operating Characteristics: V <sub>CC</sub> = ±15V5	7 Revision History	
4.7 Electrical Characteristics: V <sub>CC</sub> = 5V6	8 Mechanical, Packaging, and Orderable Information	
4.8 Electrical Characteristics: V <sub>CC</sub> = ±15V7	. 2 2	

# 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
V <sub>CC+</sub>	Supply voltage <sup>(2)</sup>	22	V
V <sub>CC</sub> -	Supply voltage	-22	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	±44	V
VI	Input voltage range (any input)	V <sub>CC+</sub> to (V <sub>CC-</sub> – 0.3)	V
I	Input current (each input)	±1	mA
Io	Output current	±80	mA
	Total current into V <sub>CC+</sub>	80	mA
	Total current out of V <sub>CC</sub> -	80	mA
	Duration of short-circuit current at (or below) 25°C <sup>(4)</sup>	Unlimited	
$\theta_{JA}$	Package thermal impedance <sup>(5)</sup> (6)	97.1	°C/W
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C
T <sub>A</sub>	Operating free-air temperature range	-40 to 125	°C
T <sub>stg</sub>	Storage temperature	-65 to 150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>
- (3) Differential voltages are at IN+ with respect to IN-. Excessive current flows, if input, are brought below  $V_{CC}$  0.3 V.
- (4) The output can be shorted to either supply. Temperature and/or supply voltages must be limited to make sure that the maximum dissipation rating is not exceeded.
- (5) Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

#### 4.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	\/
V (ESD)	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±YYY	, <b>v</b>

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. [Following sentences optional; see the TI Data Sheet Style Guides (STDZ017 or STDZ113).] Manufacturing with less than 500V HBM is possible with the necessary precautions. Pins listed as ±XXXV may actually have higher performance.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. [Following sentences optional; see the TI Data Sheet Style Guides (STDZ017 or STDZ113).] Manufacturing with less than 250V CDM is possible with the necessary precautions. Pins listed as ±YYYV may actually have higher performance.

#### 4.3 Recommended Operating Conditions

				MIN	MAX	UNIT
V <sub>CC±</sub>	Supply voltage			±2	±22	V
V <sub>IC</sub>	Common mode input voltage	V <sub>CC</sub> = 5V		0	2.7	\/
	Common-mode input voltage $V_{CC\pm} = \pm 15V$				12.7	V
T <sub>A</sub>	Operating free-air temperature			-40	125	°C



### **4.4 Thermal Information**

	THERMAL METRIC(1)	D (SOIC)	- UNIT
	THERMAL METRIC	8 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	107.4	°C/W
R <sub>BJC(top)</sub> Junction-to-case (top) thermal resistance		45	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	54.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter 4.2		°C/W
Ψ JB Junction-to-board characterization parameter		53.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application

# 4.5 Operating Characteristics: $V_{CC} = 5V$

 $V_{CC}$  = 5V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP M	AX UNIT
SR+	Positive slew rate	$A_{VD} = -1$ , $R_L = 2k\Omega^{(1)}$ , $C_L = 500$		45	V/µs	
SR-	Negative slew rate	$A_{VD} = -1$ , $R_L = 2k\Omega^{(1)}$ , $C_L = 500$	pF		42	V/µs
	Cottling time	A = 1.25\/ atan	To 0.1%		0.66	
t <sub>s</sub>	Settling time	$A_{VD} = -1$ , 2.5V step	To 0.01%		0.99	μs
.,	Faultyalant input paiga valtaga	D = 200	f = 10Hz		15	nV/√ <del>Hz</del>
V <sub>n</sub>	Equivalent input noise voltage	$R_S = 20\Omega$ $f = 1kHz$			10.5	TIV/V DZ
.,	Peak-to-peak equivalent input	f = 0.1Hz to 1Hz			0.48	/
$V_{n(PP)}$	noise voltage	f = 0.1Hz to 10Hz		0.51	μV	
	Family along times of major assessment	f = 10Hz			1.92	A / -/ II=
I <sub>n</sub>	Equivalent input noise current	f = 1kHz			0.5	— pA/√ <del>Hz</del>
THD+N	Total harmonic distortion plus noise	$V_{O} = 1V \text{ to } 3V, R_{L} = 2k\Omega^{(1)}, A_{VD}$	= 2, f = 10kHz	0.0	0052	%
B <sub>1</sub>	Unity-gain bandwidth	$R_L = 2k\Omega^{(1)}, C_L = 100pF$		5.9	MHz	
	Gain-bandwidth product	$R_L = 2k\Omega^{(1)}, C_L = 100pF, f = 100$		5.8	MHz	
вом	Maximum output-swing bandwidth <sup>(2)</sup>	$V_{O(PP)} = 2V, R_L = 2k\Omega^{(1)}, A_{VD} = 1$		380	kHz	
φ <sub>m</sub>	Phase margin at unity gain	$R_L = 2k\Omega^{(1)}, C_L = 100pF$			57	0

<sup>(1)</sup> R<sub>L</sub> terminated at 2.5V.(2) Measured at -0.1dB.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 4.6 Operating Characteristics: $V_{CC} = \pm 15V$

 $V_{CC}$  = ±15V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
SR+	Positive slew rate	$A_{VD} = -1$ , $R_{L} = 2k\Omega$ , $C_{L} = 100pF$	27 <sup>(1)</sup>	45		V/µs	
SR-	Negative slew rate	$A_{VD} = -1$ , $R_L = 2k\Omega$ , $C_L = 100 p$	F	27 <sup>(1)</sup>	42		V/µs
+	Sottling time	Λ = 1 10\/ stop	To 0.1%		0.43		116
lt <sub>s</sub>	Settling time	$A_{VD} = -1$ , 10V step	To 0.01%		0.64		μs
.,	Equivalent input paice valtage	D = 200	f = 10Hz		15		nV/√ <del>Hz</del>
V <sub>n</sub>	Equivalent input noise voltage	$R_S = 20\Omega$ $f = 1kHz$			10.5		IIV/√ ⊓∠
V	Peak-to-peak equivalent input	f = 0.1Hz to 1Hz			0.48		\/
$V_{n(PP)}$	noise voltage	f = 0.1Hz to 10Hz		0.51		μV	
	Faulticology input point autrent	f = 10Hz			1.89		pA/√ <del>Hz</del>
I <sub>n</sub>	Equivalent input noise current	f = 1kHz			0.47		pA/√ ⊓Z
THD+N	Total harmonic distortion plus noise	$V_{O(PP)} = 20V, R_L = 2k\Omega, A_{VD} = 1$	0, f = 10kHz		0.06		%
B <sub>1</sub>	Unity-gain bandwidth	$R_L = 2k\Omega, C_L = 100 pF$		6		MHz	
	Gain-bandwidth product	$R_L = 2k\Omega$ , $C_L = 100$ pF, $f = 100$ kHz			5.9		MHz
вом	Maximum output-swing bandwidth <sup>(2)</sup>	$V_{O(PP)} = 20V, A_{VD} = 1, R_{L} = 2k\Omega$		668		kHz	
φ <sub>m</sub>	Phase margin at unity gain	$R_L = 2k\Omega$ , $C_L = 100pF$			58		٥

Specified by characterization. Measured at -0.1dB. (1) (2)



# 4.7 Electrical Characteristics: $V_{CC} = 5V$

 $V_{CC}$  = 5V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT
\ <u>'</u>	Input offset voltage	V = 2.5V B = 500 V = 2.5 V	25°C		220	1900	\/
$V_{IO}$	Input offset voltage	$V_{O} = 2.5 \text{V}, R_{S} = 50 \Omega, V_{IC} = 2.5 \text{ V}$	Full range			2600	μV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$V_{O} = 2.5V, R_{S} = 50\Omega, V_{IC} = 2.5 V$	Full range	Full range 1.7			μV/°C
	line of affa at a company	V = 2.5V D = 500 V = 2.5V	25°C		8	100	Λ
I <sub>IO</sub>	nput offset current	$V_0 = 2.5V$ , $R_S = 50\Omega$ , $V_{IC} = 2.5 V$	Full range			200	nA
	Input higo gurrant	$V_{O} = 2.5V, R_{S} = 50\Omega, V_{IC} = 2.5 V$	25°C		-0.8	-2	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> - 2.5V, R <sub>S</sub> - 50Ω, V <sub>IC</sub> - 2.5 V	Full range			-2.3	μA
V	Common-mode input	P - 500	25°C	0 to 3	–0.3 to 3.2		V
V <sub>ICR</sub>	voltage range	R <sub>S</sub> = $50\Omega$		0 to 2.7	-0.3 to 2.9		V
		I <sub>OH</sub> = -150μA		3.9	4.1		
		I <sub>OH</sub> = -1.5mA	25°C	3.8	4		
\/	High-level output voltage	I <sub>OH</sub> = -15mA		3.4	3.7		V
$V_{OH}$		$I_{OH} = -100 \mu A$		3.75			
		$I_{OH} = -1mA$	Full range	3.65			
		$I_{OH} = -10 \text{mA}$		3.45			
	I <sub>OL</sub> = 150μA			75	125	m\/	
		I <sub>OL</sub> = 1.5mA	25°C		150	225	mV
\/	Low lovel output voltage	I <sub>OL</sub> = 15mA			1.2	1.4	V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 100μA				200	mV
		I <sub>OL</sub> = 1mA	Full range			250	IIIV
		I <sub>OL</sub> = 10mA				1.25	V
۸	Large-signal differential	$V_{IC} = \pm 2.5 \text{V}, R_L = 2 \text{k}\Omega, V_O = 1 \text{ V to } -1.5 \text{ V}$	25°C	50	220		V/mV
$A_{VD}$	voltage amplification	VIC - ±2.3V, RL - 2KΩ, VO - 1 V to -1.3 V	Full range	5			V/IIIV
r <sub>i</sub>	Input resistance		25°C		70		МΩ
Ci	Input capacitance		25°C		2.5		pF
Z <sub>O</sub>	Open-loop output impedance	f = 1MHz	25°C		30		Ω
CMDD	Common mode rejection notice	V - V (min) B - 500	25°C	85	118		٩D
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), R_S = 50\Omega$	Full range	80			dB
l.	Supply-voltage rejection ratio	V = 10 5V/to 145V D = 50 0	25°C	90	106		٩D
k <sub>SVR</sub>	(ΔV <sub>CC±</sub> /ΔV <sub>IO</sub> )			85			dB
	Cumply ourrant	oply current $V_O = 2.5V$ , No load, $V_{IC} = 2.5 V$			6.6	8.8	4
I <sub>CC</sub>	Supply current				,	9.2	mA

<sup>(1)</sup> Full range is -40°C to 125°C.



# 4.8 Electrical Characteristics: $V_{CC} = \pm 15V$

 $V_{CC}$  = ±15V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT
\/	Input offset voltage	V = 0 B = 500		25°C		290	1200	\/
$V_{IO}$	Input offset voltage	$V_{IC} = 0$ , $R_S = 50\Omega$		Full range			2000	μV
α <sub>VIO</sub>	Temperature coefficient of input offset voltage	$V_{IC} = 0$ , $R_S = 50\Omega$		Full range		1.7		μV/°C
l	Input offset current	$V_{IC} = 0, R_S = 50\Omega$		25°C		7	100	nA
I <sub>IO</sub>	Input offset current	V <sub>IC</sub> - 0, K <sub>S</sub> - 5012		Full range			250	IIA
	Input higo ourrent	V = 0 B = 500		25°C		-0.7	-1.5	^
I <sub>IB</sub>	Input bias current	$V_{IC} = 0$ , $R_S = 50\Omega$		Full range			-1.8	μA
V	Common-mode input	D = 500		25°C	–15 to 13	–15.3 to 13.2		V
V <sub>ICR</sub>	voltage range	$R_S = 50\Omega$		Full range	–15 to 12.7	–15.3 to 12.9		V
		I <sub>O</sub> = -150μA			13.8	14.1		
	Maximum positive peak output voltage swing	$I_{O} = -1.5 \text{mA}$		25°C	13.7	14		
.,		I <sub>O</sub> = -15mA			13.3	13.7		
V <sub>OM+</sub>		$I_{O} = -100 \mu A$ $I_{O} = -1 m A$			13.7			V
				Full range	13.6			
		I <sub>O</sub> = -10mA		13.3				
		$I_{O}$ = 150 $\mu$ A $I_{O}$ = 1.5mA $I_{O}$ = 15mA			-14.7	-14.9		
	Maximum negative peak			25°C	-14.5	-14.8		
\ /					-13.4	-13.8		
$V_{OM-}$	output voltage swing	I <sub>O</sub> = 100μA			-14.6			V
		I <sub>O</sub> = 1mA		Full range	-14.5			
		I <sub>O</sub> = 10mA			-13.4			
^	Large-signal differential	V - 140 V D - 210		25°C	100	450		\ //mm\ /
$A_{VD}$	voltage amplification	$V_O = \pm 10 \text{ V}, R_L = 2k\Omega$		Full range	20			V/mV
r <sub>i</sub>	Input resistance			25°C		65		МΩ
Ci	Input capacitance			25°C		2.5		pF
Z <sub>O</sub>	Open-loop output impedance	f = 1MHz		25°C		30		Ω
OMBB	0	V V (with) D 5	20	25°C	85	108		.ID
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), R_S = 50$	)()	Full range	80			dB
1.	Supply-voltage rejection ratio	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	50.0	25°C	90	106		.ID
k <sub>SVR</sub>	$(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC\pm} = \pm 2.5V \text{ to } \pm 15V, F$	$V_{CC\pm}$ = ±2.5V to ±15V, $R_S$ = 50 $\Omega$		85			dB
	Object described to	., .	V <sub>ID</sub> = 1 V	0500	-25	-50		
los	Short-circuit output current	$V_{O} = 0$ $V_{ID} = -1 $		25°C	20	31		mA
	0	oly current $V_0 = 0$ , No load, $V_{IC} = 2.5 \text{ V}$		25°C		6.9	9	4
I <sub>CC</sub>	Supply current			Full range	ull range		9.4	mA


<sup>(1)</sup> Full range is -40°C to 125°C.





# **4.9 Typical Characteristics**


Table 4-1. Table of Graphs

Table 4-1. Table of Graphs						
V <sub>IO</sub>	Input offset voltage		Distribution			
I <sub>IO</sub>	Input offset current		vs Free-air temperature			
I <sub>IB</sub>	Input bias current		vs Common-mode input voltage			
	<u> </u>		vs Free-air temperature			
			vs Supply voltage			
V <sub>OM+</sub>	Maximum positive peak output voltage	vs Free-air temperature				
OWIT			vs Output current			
			vs Settling time			
		vs Supply voltage				
V <sub>OM</sub> _	Maximum negative peak output voltag	Δ	vs Free-air temperature			
V OM-	Maximum negative peak output voltag	·	vs Output current			
		vs Settling time				
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	)	vs Frequency			
V <sub>OH</sub>	High-level output voltage		vs Output current			
V <sub>OL</sub>	Low-level output voltage		vs Output current			
	Phase shift		vs Frequency			
Δ	Large-signal differential voltage amplif	rae cianal differential voltage amplification				
A <sub>VD</sub>	Large-signal differential voltage amplif	ication	vs Free-air temperature			
Z <sub>O</sub>	Closed-loop output impedance	vs Frequency				
I <sub>OS</sub>	Short-circuit output current		vs Free-air temperature			
CMRR	Common-mode rejection ratio		vs Frequency			
CIVILLIA	Common-mode rejection ratio		vs Free-air temperature			
k	Supply-voltage rejection ratio		vs Frequency			
k <sub>SVR</sub>	Supply-voltage rejection ratio		vs Free-air temperature			
	Supply ourrent		vs Supply voltage			
Icc	Supply current		vs Free-air temperature			
V <sub>n</sub>	Equivalent input noise voltage		vs Frequency			
V <sub>n</sub>	Input noise voltage		Over a 10-second period			
In	Noise current		vs Frequency			
THD+N	Total harmonic distortion plus noise		vs Frequency			
CD.	Clayerata		vs Free-air temperature			
SR	Slew rate		vs Load capacitance			
		Noninverting large signal	vs Time			
	Pulse response	Inverting large signal	vs Time			
		Small signal	vs Time			
B <sub>1</sub>	Unity-gain bandwidth	1	vs Load capacitance			
	Gain margin		vs Load capacitance			
φ <sub>m</sub>	Phase margin		vs Load capacitance			
	<del>-</del>		· · ·			




















































Submit Document Feedback


Copyright © 2025 Texas Instruments Incorporated




**Figure 4-17.** 






































#### www.ti.com





## **5 Detailed Description**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 5.1 Overview

The TLE2142-Q1 is stable with capacitive loads up to 10nF, although the 6MHz bandwidth decreases to 1.8MHz at this high loading level. As such, this device is useful for low-droop sample-and-holds and direct buffering of long cables, including 4mA to 20mA current loops.

The special design also exhibits an improved insensitivity to inherent integrated circuit component mismatches as is evidenced by a  $500\mu V$  maximum offset voltage and  $1.7\mu V/^{\circ}C$  typical drift. Minimum common-mode rejection ratio and supply-voltage rejection ratio are 85dB and 90dB, respectively.

Device performance is relatively independent of supply voltage over the  $\pm 2V$  to  $\pm 22V$  range. Inputs can operate between  $V_{CC-} - 0.3V$  to  $V_{CC+} - 1.8V$  without inducing phase reversal, although excessive input current can flow out of each input exceeding the lower common-mode input range. The all-npn output stage provides a nearly rail-to-rail output swing of  $V_{CC-} + 0.1V$  to  $V_{CC+} - 1V$  under light current-loading conditions. The device can sustain shorts to either supply, because output current is internally limited, but care must be taken to make sure that maximum package power dissipation is not exceeded.

The TLE2142-Q1 can also be used as a comparator. Differential inputs of  $V_{CC\pm}$  can be maintained without damage to the device. Open-loop propagation delay with TTL supply levels is typically 200ns. This gives a good indication as to output stage saturation recovery when the device is driven beyond the limits of recommended output swing.

The TLE2142-Q1 is available in an industry-standard 8-pin small-outline (D) packages. The device is characterized for operation from -40°C to 125°C.

Product Folder Links: TLE2142-Q1

## 6 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **6.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 6.3 Trademarks

Excalibur<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 6.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# 

# 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 21-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLE2142QDRQ1	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2142Q
TLE2142QDRQ1.A	Active	Production	null (null)	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	See TLE2142QDRQ1	2142Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLE2142-Q1:

Catalog: TLE2142

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 21-May-2025

Military : TLE2142M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Dec-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLE2142QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Dec-2024



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
Г	TLE2142QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0	



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated