- Push-Pull CMOS Output Drives Capacitive Loads Without Pullup Resistor, I₀ = ± 8 mA
- Very Low Power ... 200 μW Typ at 5 V
- Fast Response Time . . . t_{PLH} = 2.7 μs Typ With 5-mV Overdrive
- Single Supply Operation . . . 3 V to 16 V TLC3704M . . . 4 V to 16 V
- On-Chip ESD Protection

description


The TLC3704 consists of four independent micropower voltage comparators designed to operate from a single supply and be compatible with modern HCMOS logic systems. They are functionally similar to the LM339 but use 1/20th the power for similar response times. The push-pull CMOS output stage drives capacitive loads directly without a power-consuming pullup resistor to achieve the stated response time. Eliminating the pullup resistor not only reduces power dissipation, but also saves board space and component cost. The output stage is also fully compatible with TTL requirements.


Texas Instruments LinCMOS[™] process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS process offers extremely stable input offset voltages with large differential input voltages. This characteristic makes it possible to build reliable CMOS comparators.

The TLC3704C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TLC3704I is characterized for operation over the extended industrial temperature range of – 40°C to 85°C. The TLC3704M is characterized for operation over the full military temperature range of – 55°C to 125°C. The TLC3704Q is characterized for operation from – 40°C to 125°C. SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

D, J, OR N PACKAGE (TOP VIEW)								
10UT [20UT [2IN-[2IN+[1IN-[1IN+[1 2 3 4 5 6 7	υ	14 13 12 11 10 9 8] 3OUT] 4OUT] GND] 4IN +] 4IN -] 3IN +] 3IN -				








NC - No internal connection

symbol (each comparator)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2009, Texas Instruments Incorporated

SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

	AVAILABLE OPTIONS								
	M. may			PACKAGE					
T _A	V _{IO} max at 25°C	SMALL OUTLINE (D)	CERAMIC (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)			
0°C to 70°C	5 mV	TLC3704CD	—	—	TLC3704CN	TLC3704CPW			
–40°C to 85°C	5 mV	TLC3704ID	-	—	TLC3704IN	TLC3704IPW			
–55°C to 125°C	5 mV	TLC3704MD	TLC3704MFK	TLC3704MJ	_	—			
–40°C to 125°C	5 mV	_		TLC3704QJ		_			

The D and PW packages are available taped and reeled. Add R suffix to the device type (e.g., TLC3704CDR).

functional block diagram (each comparator)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{DD} (see Note 1) Differential input voltage, V_{ID} (see Note 2) Input voltage range, V_1 Output voltage range, V_0 Input current, I_1 Output current, I_0 (each output) Total supply current into V_{DD} Total current out of GND Continuous total power dissipation Operating free-air temperature range, T_A Storage temperature for 60 seconds: FK pa Lead temperature 1,6 mm (1/16 inch) fro	2) : TLC3704C TLC3704I TLC3704M TLC3704Q ackage	$\begin{array}{c} \pm 18 \ V \\0.3 \ to \ V_{DD} \\ -0.3 \ to \ V_{DD} \\ \pm 5 \ mA \\ \pm 20 \ mA \\0.3 \ to \ V_{DD} \\ \pm 5 \ mA \\0.3 \ to \ V_{DD} \ to \ V_{DD} \\0.3 \ to \ V_{DD} \ to \ V_{DD} \\0.3 \ to \ V_{DD} \$
•	om case for 10 seconds: D or N packa	ge 260°C
	om case for 60 seconds: J package .	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

DISSIPATION RATING TABLE									
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING				
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A				
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW				
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW				
Ν	1150 mW	9.2 mW/°C	736 mW	598 mW	N/A				
PW	675 mW	5.4 mW/°C	432 mW	351 mW	N/A				

recommended operating conditions

		TLC370	4C	
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, VIC	- 0.2		V _{DD} – 1.5	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	0		70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5 V$ (unless otherwise noted)

			News	_	TLC	C3704C			
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT	
V	Input offset voltage	$V_{DD} = 5 V \text{ to } 10$) V,	25°C		1.2	5	mV	
V _{IO}	Input onset voltage	$V_{IC} = 2.5 V$ $V_{IC} = 2.5 V$ $V_{IC} = V_{ICR}min$ $V_{DD} = 5 V \text{ to 10 } V$	See Note 3	0°C to 70°C			6.5	mv	
		<u>м о с м</u>		25°C		1		pА	
l _{IO}	Input offset current	$V_{IC} = 2.5 V$		70°C			0.3	nA	
	Leaved bits a second state	N 05V		25°C		5		pА	
I _{IB}	Input bias current	$V_{IC} = 2.5 V$		70°C			0.6	nA	
.,				25°C	0 to V _{DD} – 1				
V _{ICR}	Common-mode input voltage range			0°C to 70°C	0 to V _{DD} – 1.5			V	
				25°C		84			
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		70°C		84	dB	dB	
				0°C		84			
				25°C		85			
k _{SVR}	Supply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10^{\circ}$	V	70°C		85		dB	
				0°C		85			
		<u> </u>		25°C	4.5	4.7			
V _{OH}	High-level output voltage $V_{ID} = 1 V$, I_{OH}	$I_{OH} = -4 \text{ mA}$	70°C	4.3			V		
		<u> </u>	1 4 4	25°C		210	300		
V _{OL}	Low-level output voltage	$V_{ID} = -1 V$,	I _{OH} = 4 mA	70°C			375	mV	
I	Supply surrent (all faux compositors)	O to the local		No load	25°C		35	80	
IDD	Supply current (all four comparators)	Outputs low,	NU IUAU	0°C to 70°C			100	μ A	

[†] All characteristics are measured with zero common-mode voltage unless otherwise noted.



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

recommended operating conditions

		TLC370)41	
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, VIC	- 0.2		V _{DD} – 1.5	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 40		85	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

				т _А	TLC3704I			
	PARAMETER	TEST CO	TEST CONDITIONS		MIN	TYP	MAX	UNIT
v	Input offect veltere	$V_{DD} = 5 V \text{ to } 10$	V,	25°C		1.2	5	mV
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR}min$,	See Note 3	-40°C to 85°C			7	шv
	lowest offerst surrout			25°C		1		pА
I _{IO}	Input offset current	V _{IC} = 2.5 V		85°C			1	nA
	land bie environt			25°C		5		pА
I _{IB}	Input bias current	V _{IC} = 2.5 V		85°C			2	nA
.,	6			25°C	0 to V _{DD} – 1			
V _{ICR}	Common-mode input voltage range			-40°C to 85°C	0 to V _{DD} – 1.5			V
				25°C		84		
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		85°C		84		dB
				-40°C		83		
				25°C		85		
k _{SVR}	Supply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10$	V	85°C		85		dB
				-40°C		83		
		V 4.V	1 4 0	25°C	4.5	4.7		v
V _{OH}	High-level output voltage	$V_{ID} = 1 V,$	$I_{OH} = -4 \text{ mA}$	85°C	4.3			V
V		V _ 1V		25°C		210	300	mV
V _{OL}	Low-level output voltage	$V_{ID} = -1 V,$	I _{OH} = 4 mA	85°C			400	IIIV
100	Supply current (all four comparators)	Outputs low,	No load	25°C		35	80	μA
DD	Supply current (an four comparators)		No load	-40°C to 85°C			125	μΑ



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

recommended operating conditions

		TLC370	4M	
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	4	5	16	V
Common-mode input voltage, VIC	0		V _{DD} – 1.5	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 55		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

				_	TLC	3704M		
	PARAMETER	TEST CONDITIONS		T _A	MIN	TYP	MAX 5 10 15 30	UNIT
v	Input offect veltere	V _{DD} = 5 V to 10	V,	25°C		1.2	5	mV
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR}min$,	See Note 3	-55°C to 125°C			10	mv
	Input offect current	V 05V		25°C		1		pА
l _{IO}	Input offset current	V _{IC} = 2.5 V		125°C			15	nA
	land big a summer	У олу				5		pА
I _{IB}	Input bias current	V _{IC} = 2.5 V		125°C			30	nA
.,	6			25°C	0 to V _{DD} – 1			
V _{ICR}	Common-mode input voltage range			–55°C to 125°C	0 to V _{DD} – 1.5			V
				25°C		84		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		125°C		83		dB
				−55°C		82		
				25°C		85		
k _{SVR}	Supply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10$	V	125°C		85		dB
				−55°C		82		
v		V 4.V	1 1	25°C	4.5	4.7		
V _{OH}	High-level output voltage	$V_{ID} = 1 V,$	$I_{OH} = -4 \text{ mA}$	125°C	4.2			V
V		V 1V	1 1 m 1	25°C		210	300	
V _{OL}	Low-level output voltage	$V_{ID} = -1 V,$	I _{OH} = 4 mA	125°C			500	mV
	Supply current (all four comparators)	Outputs low,	No load	25°C		35	80	
DD	Supply current (an iour comparators)	Sulpuis low,	INO IDAU	–55°C to 125°C			175	μ A



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

recommended operating conditions

		TLC370	4Q	
	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, VIC	-0.2		V _{DD} – 1.5	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	- 40		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V, V_{IC} = 0 (unless otherwise noted)

				_	TLC3	704Q		
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	P MAX .2 5 7 1 15 5 30 30 33 33 35 33 35 33 37 1 10 300 500 500	UNIT
v	Input offect veltage	V _{DD} = 5 V to 10) V,	25°C		1.2	5	mV
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR}min$,	See Note 3	-40°C to 125°C			7	mv
	land offered example	N 05V		25°C		1		pА
IIO	Input offset current	V _{IC} = 2.5 V		125°C			15	nA
		N 05V		25°C		5		pА
I _{IB}	Input bias current	V _{IC} = 2.5 V		125°C			30	nA
	Common-mode input voltage			25°C	0 to V _{DD} – 1			Ň
VICR	range	-		-40°C to 125°C	0 to V _{DD} – 1.5			V
				25°C		84		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		125°C		83	dB	dB
				-40°C		83		
				25°C		85		
k _{SVR}	Supply-voltage rejection ratio	V _{DD} = 5 V to 10	V	125°C		85		dB
				-40°C		83		
				25°C	4.5	4.7		
V _{OH}	High-level output voltage	$V_{ID} = 1 V,$	$I_{OH} = -4 \text{ mA}$	125°C	4.2			V
.,				25°C		210	300	
V _{OL}	Low-level output voltage	$V_{ID} = -1 V,$	I _{OH} = 4 mA	125°C			500	mV
	Supply current (all four	Outroute Leve	No. lood	25°C		35	80	
I _{DD}	comparators)	Outputs low,	No load	-40°C to 125°C			175	μA



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

switching characteristics, V_{DD} = 5 V, T_A = 25°C

	PARAMETER	TES	T CONDITIONS	TLC3704C, TLC3704I TLC3704M, TLC3704Q			UNIT	
				MIN	TYP	MAX		
			Overdrive = 2 mV					
			Overdrive = 5 mV		2.7			
	Descention defending the block block based on the	f = 10 kHz, C ₁ = 50 pF	Overdrive = 10 mV		1.9			
t _{PLH}	Propagation delay time, low-to-high-level output [†]	0 <u>[</u> = 30 pi	Overdrive = 20 mV		1.4		μs	
			Overdrive = 40 mV	1.1 1.1				
		V _I = 1.4-V ste	o at IN+					
	f = 10 kHz, Propagation delay time, high-to-low-level output [†] $C_L = 50 \text{ pF}$		Overdrive = 2 mV		4			
			Overdrive = 5 mV	ive = 5 mV				
		Overdrive = 10 mV		1.5				
t _{PHL}	Propagation delay time, high-to-low-level output [†]	0 <u>[</u> = 30 pi	Overdrive = 20 mV		0.95		μs	
			Overdrive = 40 mV	0.65				
		V _I = 1.4-V ste	o at IN+	0.15				
t _f	Fall time				50		ns	
t _r	Rise time	f = 10 kHz, C _L = 50 pF	Overdrive = 50 mV		125		ns	

[†] Simultaneous switching of inputs causes degradation in output response.



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

PRINCIPLES OF OPERATION

LinCMOS process

The LinCMOS process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Direct further questions to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual op amp is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 1. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of the TI ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500- Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 1. LinCMOS ESD-Protection Schematic



PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS}. Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level (V_T ~ 22 to 26 V) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS}. If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded, and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate-oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figures 2 and 3 show typical characteristics for input voltage versus input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limits the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 2. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.


When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 4).



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

PRINCIPLES OF OPERATION

circuit-design considerations (continued)



NOTE A: If the correct input state is required when the negative input exceeds GND, a Schottky clamp is required.






SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009


PARAMETER MEASUREMENT INFORMATION

The TLC3704 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop which is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, we offer the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 5(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 5(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.





A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.


Figure 6 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching mode servo loop in which IC1a generates a triangular waveform of approximately 20-mV amplitude. IC1b acts as a buffer, with C2 and R4 removing any residual d.c. offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by IC1c through the voltage divider formed by R8 and R9. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R8 and R9 provides an increase in the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R7, R8, and R9 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be one percent or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009




PARAMETER MEASUREMENT INFORMATION



Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time for the low-to-high-level output is measured from the leading edge of the input pulse, while response time for the high-to-low-level output is measured from the trailing edge of the input pulse. Response time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 7, so that the circuit is just at the transition point. A low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009



PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 7. Response, Rise, and Fall Times Circuit and Voltage Waveforms




SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	8
I _{IB}	Input bias current	vs Free-air temperature	9
CMRR	Common-mode rejection ratio	vs Free-air temperature	10
k _{SVR}	Supply-voltage rejection ratio	vs Free-air temperature	11
V _{OH}	High-level output current	vs Free-air temperature vs High-level output current	12 13
V _{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	14 15
tt	Output transition time	vs Load capacitance	16
	Supply current response to an output voltage transition		17
	Low-to-high-level output response for various input overdrives		18
	High-to-low-level output response for various input overdrives		19
t _{PLH}	Low-to-high-level output response time	vs Supply voltage	20
t _{PHL}	High-to-low-level output response time	vs Supply voltage	21
I _{DD}	Supply current	vs Frequency vs Supply voltage vs Free-air temperature	22 23 24




INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE[†]






SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009



TYPICAL CHARACTERISTICS[†]



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009




TYPICAL CHARACTERISTICS[†]



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009


TYPICAL CHARACTERISTICS





SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

TYPICAL CHARACTERISTICS[†]





SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

APPLICATION INFORMATION

The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25° C with $V_{DD} = 5$ V, both inputs must remain between – 0.2 V and 4 V to ensure proper device operation. To ensure reliable operation, the supply should be decoupled with a capacitor (0.1 μ F) that is positioned as close to the device as possible.

Output and supply current limitations should be watched carefully since the TLC3704 does not provide current protection. For example, each output can source or sink a maximum of 20 mA; however, the total current to ground can only be an absolute maximum of 60 mA. This prohibits sinking 20 mA from each of the four outputs simultaneously since the total current to ground would be 80 mA.


The TLC3704 has internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

	FIGURE
Pulse-width-modulated motor speed controller	25
Enhanced supply supervisor	26
Two-phase nonoverlapping clock generator	27
Micropower switching regulator	28

Table of Applications



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009



APPLICATION INFORMATION

NOTES: A. The recommended minimum capacitance is 10 μ F to eliminate common ground switching noise. B. Adjust C1 for change in oscillator frequency

Figure 25. Pulse-Width-Modulated Motor Speed Controller



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009





Figure 26. Enhanced Supply Supervisor



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009



APPLICATION INFORMATION


- NOTES: A. Adjust C1 for a change in oscillator frequency where: $1/f = 1.85(100 \text{ k}\Omega)C1$
 - B. Adjust R1 and R3 to change duty cycle
 - C. Adjust R2 to change deadtime

Figure 27. Two-Phase Nonoverlapping Clock Generator



SLCS117C - NOVEMBER 1986 - REVISED NOVEMBER 2009

APPLICATION INFORMATION



NOTES: A. Adjust C1 for a change in oscillator frequency

- B. TLC271 Tie pin 8 to pin 7 for low bias operation C. SK9504 VDS = 40 V
- - IDS = 1 Awill
- D. To achieve microampere current drive, the inductance of the circuit must be increased.

Figure 28. Micropower Switching Regulator





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9096901M2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9096901M2A TLC3704 MFKB
5962-9096901MCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9096901MC A TLC3704MJB
TLC3704CD	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	0 to 70	TLC3704C
TLC3704CDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC3704C
TLC3704CDR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC3704C
TLC3704CN	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TLC3704CN
TLC3704CN.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	TLC3704CN
TLC3704CNSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC3704
TLC3704CNSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC3704
TLC3704CPW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	0 to 70	P3704
TLC3704CPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	P3704
TLC3704CPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	P3704
TLC3704ID	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 85	TLC3704I
TLC3704IDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3704I
TLC3704IDR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC3704I
TLC3704IDRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC3704I
TLC3704IN	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	TLC3704IN
TLC3704IN.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	TLC3704IN
TLC3704IPW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	P3704I
TLC3704IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	P3704I
TLC3704IPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	P3704I
TLC3704MD	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	TLC3704MD
TLC3704MFKB	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9096901M2A TLC3704 MFKB

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLC3704MFKB.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9096901M2A TLC3704 MFKB
TLC3704MJB	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9096901MC A TLC3704MJB
TLC3704MJB.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9096901MC A TLC3704MJB

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TLC3704, TLC3704M :

Catalog : TLC3704

- Automotive : TLC3704-Q1, TLC3704-Q1
- Military : TLC3704M
- NOTE: Qualified Version Definitions:
 - Catalog TI's standard catalog product
 - Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
 - Military QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC3704CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC3704CNSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TLC3704CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC3704CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC3704IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC3704IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC3704IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



		,					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC3704CDR	SOIC	D	14	2500	356.0	356.0	35.0
TLC3704CNSR	SOP	NS	14	2000	356.0	356.0	35.0
TLC3704CPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TLC3704CPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
TLC3704IDR	SOIC	D	14	2500	356.0	356.0	35.0
TLC3704IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
TLC3704IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9096901M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
TLC3704CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC3704CN.A	N	PDIP	14	25	506	13.97	11230	4.32
TLC3704IN	N	PDIP	14	25	506	13.97	11230	4.32
TLC3704IN.A	N	PDIP	14	25	506	13.97	11230	4.32
TLC3704MFKB	FK	LCCC	20	55	506.98	12.06	2030	NA
TLC3704MFKB.A	FK	LCCC	20	55	506.98	12.06	2030	NA

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated