











SLLSEY4A - JULY 2017-REVISED NOVEMBER 2018

THVD1500

THVD1500 500 kbps RS-485 Transceivers With ±8-kV IEC ESD Protection

Features

- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard and the State Grid Corporation of China (SGCC) Part 11 Serial Communication Protocol RS-485 Standard
- 4.5 V to 5.5 V Supply Voltage
- Half-Duplex RS-422/RS-485
- **Bus I/O Protection**
 - ± 16 kV HBM ESD
 - ± 8 kV IEC 61000-4-2 Contact Discharge
 - ± 10 kV IEC 61000-4-2 Air Gap Discharge
 - ± 2 kV IEC 61000-4-4 Fast Transient Burst
- Extended Industrial Temperature Range: -40°C to
- Large Receiver Hysteresis for Noise Rejection
- Low Power Consumption
 - Low Standby Supply Current: < 1 μA
 - Quiescent During Operation: < 660 μA
- Glitch-Free Power-Up/Down for Hot Plug-in Capability
- Open, Short, and Idle Bus Failsafe
- 1/8 Unit Load Options (Up to 256 Bus Nodes)
- Low EMI 500 kbps

2 Applications

- Electricity Meters (E-Meters)
- Inverters
- **HVAC Systems**
- Video Surveillance Systems

Description

THVD1500 is a robust half-duplex RS-485 transceiver for industrial applications. The bus pins are immune to high levels of IEC Contact Discharge ESD events eliminating need of additional system level protection components.

The device operates from a single 5-V supply. The wide common-mode voltage range and low input leakage on bus pins make THVD1500 suitable for multi-point applications over long cable runs.

THVD1500 is available in industry standard 8-pin SOIC package for drop-in compatibility. The device is characterized from -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
THVD1500	SOIC (8)	4.90 mm × 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents


1	Features 1	8.3 Feature Description13
2	Applications 1	8.4 Device Functional Modes13
3	Description 1	9 Application and Implementation 15
4	Revision History2	9.1 Application Information15
5	Pin Configuration and Functions3	9.2 Typical Application15
6	Specifications4	10 Power Supply Recommendations 19
•	6.1 Absolute Maximum Ratings	11 Layout 20
	6.2 ESD Ratings	11.1 Layout Guidelines
	6.3 Recommended Operating Conditions	11.2 Layout Example20
	6.4 Thermal Information	12 Device and Documentation Support 21
	6.5 Power Dissipation	12.1 Device Support
	6.6 Electrical Characteristics6	12.2 Third-Party Products Disclaimer 21
	6.7 Switching Characteristics 7	12.3 Receiving Notification of Documentation Updates 2
	6.8 Typical Characteristics8	12.4 Community Resources21
7	Parameter Measurement Information 10	12.5 Trademarks
8	Detailed Description	12.6 Electrostatic Discharge Caution21
_	8.1 Overview	12.7 Glossary
	8.2 Functional Block Diagrams	13 Mechanical, Packaging, and Orderable Information21

4 Revision History

CI	hanges from Original (July 2018) to Revision A	Page
•	Changed the Title From: 300 kbps RS-485 To: 500 kbps RS-485	1
•	Changed Feature From: Low EMI 300 kbps To: Low EMI 500 kbps	1
•	Changed Signaling rate From: 300 kbps To: 500 kbps in the Recommended Operating Condition	5
•	Changed text From: "data transmission up to 300 kbps" To: "data transmission up to 500 kbps" in the <i>Overview</i> section	13



5 Pin Configuration and Functions



Pin Functions

PIN NAME NO.		1/0	DESCRIPTION	
		- I/O		
R	1	Digital output	Receive data output	
RE	2	Digital input	Receiver enable, active low (internal 2-M Ω pull-up)	
DE	3	Digital input	Driver enable, active high (internal 2-MΩ pull-down)	
D	4	Digital input	Driver data input	
GND	5	Ground	Local device ground	
Α	6	Bus input/output	Bus I/O port, A (complementary to B)	
В	7	Bus input/output	Bus I/O port, B (complementary to A)	
V _{CC}	8	Power	5-V supply	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	-0.5	7	V
Bus voltage	Range at any bus pin (A or B)	-18	18	V
	Range at any logic pin (D, DE, or RE)	-0.3	5.7	
Input voltage	Transient pulse voltage range at any bus pin (A or B) through 100 Ω	-100	100	V
Receiver output current	Io	-24	24	mA
Junction temperature			170	°C
Absolute ambient temperature, T _A		- 55	125	°C
Storage temperature, T _{stg}	Storage temperature, T _{stq}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		Contact Discharge, per IEC 61000-4-2	Pins Bus terminals and GND	±8,000	
		Air Gap Discharge, per IEC 61000-4-2 Pins Bus terminals and GND	Pins Bus terminals and GND	±10,000	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per	Pins Bus terminals and GND	nd ±16,000 V	
(202)	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ A te Charged-device model (CDM), per JEDEC specification (C101 ⁽²⁾	ANSI/ESDA/JEDEC JS-001 (1)	All pins except Bus terminals and GND	±4,000	
		specification JESD22-	±1,500		
		Machine model (MM), per JEDEC JESD22-A115-A		±400	
$V_{(EFT)}$	Electrical fast transient	Per IEC 61000-4-4	Pins Bus terminals	±2,000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V_{I}	Input voltage at any bus terminal (1)	-7	12	V
V _{IH}	High-level input voltage (Driver, driver enable, and receiver enable inputs)	2	V _{CC}	V
V _{IL}	Low-level input voltage (Driver, driver enable, and receiver enable inputs)	0	0.8	V
V _{ID}	Differential input voltage	-12	12	V
Io	Output current, Driver	-60	60	mA
I _{OR}	Output current, Receiver	-8	8	mA
R_L	Differential load resistance	54		Ω
1/t _{UI}	Signaling rate		500	kbps
T _A	Operating ambient temperature	-40	125	°C
TJ	Junction temperature	-40	150	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.4 Thermal Information

		THVD1500	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.6	°C/W
ΨЈΤ	Junction-to-top characterization parameter	25.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	72.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	NA	°C/W
T _{J(TSD)}	Thermal shut-down temperature	170	°C

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Dissipation

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		VALUE	UNIT
		Unterminated $R_L = 300 \Omega$, $C_L = 50 pF (driver)$	300 kbps	50	mW
PD	V_{CC} = 5.5 V, T_J = 150 °C, 50% duty cycle square wave at signaling	RS-422 load R _L = 100 Ω , C _L = 50 pF (driver)	300 kbps	110	mW
		RS-485 load R _L = 54 Ω , C _L = 50 pF (driver)	300 kbps	170	mW



6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver							
		$R_L = 60 \Omega$, -7 V \leq V _{test} \leq 12 (See Figure 8)		1.5	2		٧
$ V_{OD} $	Driver differential output voltage magnitude	R _L = 100 Ω (See Figure 9)		2	2.5		٧
	ronago magimudo	$R_L = 54 \Omega$ (See Figure 9)		1.5	2		V
$\Delta V_{OD} $	Change in differential output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega \text{ (See Figure 9)}$	= 54 Ω or 100 Ω (See Figure 9)			50	mV
V _{oc}	Common-mode output voltage	_L = 54 Ω or 100 Ω (See Figure 9)		1	V _{CC} /2	3	V
$\Delta V_{OC(SS)}$	Steady-state common- mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega \text{ (See Figure 9)}$		-50		50	mV
V _{OC(PP)}	Peak-to-peak common- mode output voltage	$R_L = 54 \Omega$ or 100 Ω (See Figure 9)			450		mV
I _{OS}	Short-circuit output current	DE = V_{CC} , -7 V \leq V _O \leq 12 V, or A pin shorted to B pin		-100		100	mA
Receiver							
_	Due input ourrent	DE = 0 V,	V _I = 12 V		75	100	μΑ
I _{I1}	Bus input current	$V_{CC} = 0 \text{ V or } 5.5 \text{ V}$	V _I = -7 V	-97	-70		μΑ
R _A , R _B	Bus input impedance	$V_A = -7 \text{ V}, V_B = 12 \text{ V} \text{ and} $ $V_A = 12 \text{ V}, V_B = -7 \text{ V} \text{ (See Figure 14)}$		96			kΩ
V _{TH+}	Positive-going input threshold voltage			See ⁽¹⁾	-70	-50	mV
V _{TH-}	Negative-going input threshold voltage			-200	-150	See ⁽¹⁾	mV
V_{HYS}	Input hysteresis			20	50		mV
V _{OH}	Output high voltage	I _{OH} = -8 mA		4	V _{CC} - 0.3		V
V _{OL}	Output low voltage	I _{OL} = 8 mA			0.2	0.4	V
I _{OZ}	Output high-impedance current	$V_{O} = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$		-1		1	μΑ
I _{OSR}	Output short-circuit current	RE = 0, DE = 0, See Figure 13				95	mA
Logic							
I _{IN}	Input current (D, DE, RE)	4.5 V ≤ V _{CC} ≤ 5.5 V		-5	0	5	μΑ
Supply						<u> </u>	
		Driver and receiver enabled	\overline{RE} = 0 V, DE = V _{CC} , No load		440	660	μΑ
		Driver enabled, receiver disabled	$\overline{RE} = V_{CC}$, $DE = V_{CC}$, No load		295	420	μΑ
I _{CC}	Supply current (quiescent)	Driver disabled, receiver enabled	RE = 0 V, DE = 0 V, No load		275	400	μΑ
		Driver and receiver disabled	RE = V _{CC} , DE = 0 V, D = open, No load		0.1	1	μΑ

⁽¹⁾ Under any specific conditions, $V_{\text{IT+}}$ is assured to be at least V_{HYS} higher than VIT-.

Submit Documentation Feedback




6.7 Switching Characteristics

over recommended operating conditions

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Driver							
t _r , t _f	Differential output rise/fall time			180	250	450	ns
t _{PHL} , t _{PLH}	Propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 10		250	350	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}				25	40	ns
t_{PHZ},t_{PLZ}	Disable time				70	160	ns
	Frakla tima	RE = 0 V	See Figure 11 and Figure 12		220	400	ns
t _{PZH} , t _{PZL}	Enable time	RE = V _{CC}			1.5	3	μs
Receiver						<u> </u>	
t _r , t _f	Differential output rise/fall time				15	25	ns
t _{PHL} , t _{PLH}	Propagation delay	elay C _L = 15 pF See Figure 15	See Figure 15		70	100	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}				3	7	ns
t _{PHZ} , t _{PLZ}	Disable time				15	30	ns
t _{PZH(1)} ,		DE = V _{CC}	See Figure 16		100	175	ns
$t_{PZL(1)},$ $t_{PZH(2)},$ $t_{PZL(2)}$	Enable time	DE = 0 V	See Figure 17		1	4	μS



6.8 Typical Characteristics







Figure 1. Driver Output voltage vs Driver Output Current

Figure 2. Driver Differential Output voltage vs Driver Output
Current







Figure 3. Driver Output Current vs Supply Voltage









Figure 5. Driver Propagation Delay vs Temperature Figure

Figure 6. Supply Current vs Signal Rate

Submit Documentation Feedback



Typical Characteristics (continued)





7 Parameter Measurement Information




Figure 8. Measurement of Driver Differential Output Voltage With Common-Mode Load



Figure 9. Measurement of Driver Differential and Common-Mode Output With RS-485 Load




Figure 10. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




Figure 11. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load




Figure 12. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load



Parameter Measurement Information (continued)




Figure 13. Measurement of Receiver Output Short Circuit Current




Figure 14. Measurement of Bus Impedance




Figure 15. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




Figure 16. Measurement of Receiver Enable/Disable Times With Driver Enabled



Parameter Measurement Information (continued)




Figure 17. Measurement of Receiver Enable Times With Driver Disabled

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The THVD1500 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 500 kbps.

8.2 Functional Block Diagrams



8.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±8 kV (Contact Discharge), ±10 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±2 kV.

The THVD1500 provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. With a positive input threshold of $V_{IT+} = -50$ mV and an input hysteresis of $V_{HYS} = 50$ mV, the receiver output remains logic high under a bus-idle or bus-short conditions without the need for external failsafe biasing resistors. Device operation is specified over a wide temperature range from -40° C to 125° C.

8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

OUTPUTS INPUT ENABLE FUNCTION D DE В Α Н Н L Н Actively drive bus high L Н L Н Actively drive bus low Ζ Χ L Ζ Driver disabled Χ **OPEN** Ζ Ζ Driver disabled by default **OPEN** Н Н L Actively drive bus high by default

Table 1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT_+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT_-} , the receiver output, R, turns low. If V_{ID} is between V_{IT_+} and V_{IT_-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).



Table 2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FUNCTION
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT} -	L	L	Receive valid bus low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The THVD1500 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 18. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

(1)



Typical Application (continued)

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{(STUB)} \le 0.1 \times t_r \times v \times c$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light $(3 \times 10^8 \text{ m/s})$
- v is the signal velocity of the cable or trace as a factor of c

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD1500 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

9.2.1.4 Receiver Failsafe

The differential receivers of the THVD1500 are fails afe to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{HYS} (the separation between V_{IT+} and V_{IT-}). As shown in the *Electrical Characteristics* table, differential signals more negative than -200 mV will always cause a low receiver output, and differential signals more positive than 200 mV will always cause a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT_+} threshold, and the receiver output will be high. Only when the differential input is more than V_{HYS} below V_{IT_+} will the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{IT_+} .



Typical Application (continued)

9.2.1.5 Transient Protection

The bus pins of the THVD1500 transceiver family include on-chip ESD protection against ± 16 -kV HBM and ± 8 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.




Figure 19. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 20 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automations.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




Figure 20. Power Comparison of ESD, EFT, and Surge Transients



Typical Application (continued)

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 21 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




Figure 21. Comparison of Transient Energies

Submit Documentation Feedback



Typical Application (continued)

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. Figure 22 suggest a protection circuit against 1 kV surge (IEC 61000-4-5) transients. Table 3 shows the associated Bill of Materials.





Figure 22. Transient Protection Against ESD, EFT, and Surge Transients for Half-Duplex Devices

Table 3. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER		
XCVR	RS-485 transceiver	THVD1500	TI		
R1	40 O mula a manaf third. films manistan	CDCM/0000040D INITALID	Vishay		
R2	10- Ω , pulse-proof thick-film resistor	CRCW0603010RJNEAHP			
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns		

9.2.3 Application Curves



Data Rate = 300 Kbps

Figure 23. TBD

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



11 Layout

11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
- Use 1-kΩ to 10-kΩ pullup and pulldown resistors for enable lines to limit noise currents in theses lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

11.2 Layout Example




Figure 24. Layout Example



12 Device and Documentation Support

12.1 Device Support

12.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document..

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






PACKAGE OUTLINE

D0008B SOIC - 1.75 mm max height

SOIC



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.


www.ti.com



EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com




EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

www.ti.com

17-Jun-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
THVD1500D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500DRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500
THVD1500DRG4.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1500

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1500DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1500DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 23-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1500DR	SOIC	D	8	2500	353.0	353.0	32.0
THVD1500DRG4	SOIC	D	8	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Aug-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THVD1500D	D	SOIC	8	75	507	7.85	3750	2.24
THVD1500D.B	D	SOIC	8	75	507	7.85	3750	2.24

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated