







THVD1400, THVD1420 SLLSF78B - DECEMBER 2020 - REVISED OCTOBER 2021

THVD1400, THVD1420 3.3-V to 5-V RS-485 Transceivers in Small Package with ±12-kV IEC ESD Protection

1 Features

- Meets or exceeds the requirements of the TIA/ EIA-485A standard
- 3-V to 5.5-V Supply voltage
- Half-duplex RS-422/RS-485
- Data rates
 - THVD1400: 500 kbps
 - THVD1420: 12 Mbps
- Bus I/O protection
 - ±16-kV HBM ESD
 - ±12-kV IEC 61000-4-2 Contact discharge
 - ±15-kV IEC 61000-4-2 Air gap discharge
 - ±4-kV IEC 61000-4-4 Fast transient burst
 - ±16-V bus fault protection (absolute max voltage on bus pins)
- Small, space-saving 8-pin SOT package option (2.1 mm x 1.2 mm)
 - See the layout example for co-layout with standard SOIC-8 package
- Extended industrial temperature range: -40°C to
- Large receiver hysteresis for noise rejection
- Low power consumption
 - Low standby supply current: < 1 μA
 - Quiescent current during operation: 1.5 mA
- Glitch-free power-up/down for hot plug-in capability
- Open, short, and idle bus failsafe
- 1/8 Unit load (Up to 256 bus nodes)

2 Applications

- Factory automation & control
- **Building automation**
- **Grid infrastructure**
- Motor drives
- Power delivery
- Industrial transport
- **HVAC** systems
- Video surveillance
- **Smart meters**

Description

THVD1400 and THVD1420 are robust half-duplex RS-485 transceivers for industrial applications. The bus pins are immune to high levels of IEC Contact Discharge ESD events, eliminating the need for additional system level protection components.

The devices operate from a single 3 to 5.5-V supply. The wide common-mode voltage range and low input leakage on bus pins make the devices suitable for multi-point applications over long cable runs.

THVD1400 and THVD1420 are available industry standard, 8-pin SOIC package for drop-in compatibility as well as in the industry-leading, small SOT package. The devices are characterized for ambient temperatures from -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
THVD1400 THVD1420	SOT (8)	2.1 mm x 1.2 mm
	SOIC (8)	4.90 mm × 3.91 mm

For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features1	7.3 Feature Description	13
2 Applications1	7.4 Device Functional Modes	
3 Revision History2	8 Application Information Disclaimer	. 15
4 Pin Configuration and Functions3	8.1 Application Information	. 15
5 Specifications4	8.2 Typical Application	
5.1 Absolute Maximum Ratings4	9 Power Supply Recommendations	19
5.2 ESD Ratings	10 Layout	.20
5.3 ESD Ratings [IEC]	10.1 Layout Guidelines	. 20
5.4 Recommended Operating Conditions5	10.2 Layout Example	
5.5 Thermal Information5	11 Device and Documentation Support	.22
5.6 Power Dissipation Characteristics5	11.1 Device Support	
5.7 Electrical Characteristics6	11.2 Receiving Notification of Documentation Updates	. 22
5.8 Switching Characteristics (THVD1400)7	11.3 Support Resources	. 22
5.9 Switching Characteristics (THVD1420)7	11.4 Trademarks	
5.10 Typical Characteristics9	11.5 Electrostatic Discharge Caution	
6 Parameter Measurement Information11	11.6 Glossary	. 22
7 Detailed Description13	12 Mechanical, Packaging, and Orderable	
7.1 Overview	Information	. 22
7.2 Functional Block Diagrams13		

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2021) to Revision B (October 2021)	Page
 Updated IEC ESD Contact rating from 8 kV to 12 kV in the Features section 	
• Changed HBM rating for non-bus pins from 1kV to 4kV in the ESD Ratings table .	4
· Changed the IEC ESD contact rating for bus pins from 8kV to 12kV in the ESD Ra	atings [IEC] table4
• Updated the V _{IH} max specification for the logic input pins from V _{CC} to 5.5 V in the	Recommended Operating
Conditions table	5
• Updated IEC ESD Contact rating from 8 kV to 12 kV in the Features Description se	ection 13
 Updated IEC ESD Contact rating from 8 kV to 12 kV in the Transient Protection se 	ection 17
	70101
Changes from Revision * (December 2020) to Revision A (April 2021)	Page
	Page1
Changes from Revision * (December 2020) to Revision A (April 2021) Added Feature: See the layout example	Page1
Changes from Revision * (December 2020) to Revision A (April 2021) Added Feature: See the layout example. Deleted the Advanced Information note from THVD1420 in the Device Information	Page1



4 Pin Configuration and Functions




Figure 4-1. SOIC-8 (D), SOT-8 (DRL) Package, Top View

Table 4-1. Pin Functions

PIN		- 1/0	DESCRIPTION	
NAME	NO.	- 1/0	DESCRIPTION	
R	1	Digital output	Receive data output	
RE	2	Digital input	Digital input Receiver enable, active low (internal 2-MΩ pull-up)	
DE	3	Digital input	Driver enable, active high (internal 2-MΩ pull-down)	
D	4	Digital input	Driver data input	
GND	5	Ground	Device ground	
Α	6	Bus input/output	Bus I/O port, A (complementary to B)	
В	7	Bus input/output	Bus I/O port, B (complementary to A)	
V _{CC}	8	Power	3.3-V to 5-V supply	



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (see (1))

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
V _L	Input voltage at any logic pin (D, DE or RE)	-0.3	5.7	V
V _A , V _B	Voltage at A or B inputs	-16	16	V
Io	Receiver output current	-24	24	mA
TJ	Junction temperature		170	°C
T _{STG}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus terminals (A, B) and GND	±16,000	V
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All other pins	±4,000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾		±1,500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings [IEC]

			VALUE	UNIT
	Electrostatic discharge	IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND	±12,000	
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND	±15,000	V
	Electrostatic discharge	IEC 61000-4-4 EFT (Fast transient or burst), bus terminals and GND	±4,000	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



5.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage		3	5	5.5	V
Differential input voltage	by bus terminal ⁽¹⁾ bitage (driver, driver-enable, and receiver-enable inputs) Itage (driver, driver-enable, and receiver-enable inputs) Driver Receiver sistance VD1400 VD1420			12	V
Input voltage at any bus terminal ⁽¹⁾	out voltage at any bus terminal ⁽¹⁾			12	V
High-level input voltage (driver, driver-ena	ble, and receiver-enable inputs)	2		5.5	V
Low-level input voltage (driver, driver-enal	ow-level input voltage (driver, driver-enable, and receiver-enable inputs)			0.8	V
Output current	Driver	-60		60	mA
	Receiver	-8		8	
Differential load resistance		54	60		Ω
Signaling rate: THVD1400				500	kbps
Signaling rate: THVD1420				12	Mbps
Junction temperature		-40		150	°C
Operating ambient temperature		-40		125	°C
Thermal shutdown threshold (temperature	rising)	150	170		°C
Thermal shutdown hysteresis			15		°C
	Differential input voltage Input voltage at any bus terminal ⁽¹⁾ High-level input voltage (driver, driver-enal Low-level input voltage (driver, driver-enal Output current Differential load resistance Signaling rate: THVD1400 Signaling rate: THVD1420 Junction temperature Operating ambient temperature Thermal shutdown threshold (temperature	Differential input voltage Input voltage at any bus terminal(1) High-level input voltage (driver, driver-enable, and receiver-enable inputs) Low-level input voltage (driver, driver-enable, and receiver-enable inputs) Output current Differential load resistance Signaling rate: THVD1400 Signaling rate: THVD1420 Junction temperature Operating ambient temperature Thermal shutdown threshold (temperature rising)	Supply voltage 3	Supply voltage 3 5	Supply voltage 3 5 5.5

⁽¹⁾ The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

5.5 Thermal Information

		THVD1400, THVD1420			
	THERMAL METRIC ⁽¹⁾	DRL (SOT)	D (SOIC)	UNIT	
		8 PINS	8 PINS	_	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.2	126.0	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.4	66.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.1	69.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1.2	18.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	22.0	68.7	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Power Dissipation Characteristics

	PARAMETER		TEST CONDITIONS	VALUE	UNIT
$P_{D} \begin{tabular}{ll} Power dissipation, driver and receiver enabled, $V_{CC} = 5.5$ V, $T_{A} = 125°C, 50% duty cycle square-wave signal at maximum signaling rate $(THVD1400)$ Power dissipation, driver and $P_{CC} = 1.5$ Power dissipation a$		Unterminated	$R_L = 300 \Omega, C_L = 50 pF$	145	
	RS-422 load	RL = 100 Ω, CL = 50 pF	175	mW	
	signal at maximum signaling rate	RS-485 load	RL = 54 Ω, CL = 50 pF	235	
		Unterminated	R _L = 300 Ω, C _L = 50 pF	175	
	receiver enabled, V _{CC} = 5.5 V, T _A = 125°C, 50% duty cycle square-wave	RS-422 load	R _L = 100 Ω, C _L = 50 pF	200	mW
	signal at maximum signaling rate (THVD1420)	RS-485 load	$R_L = 54 \Omega, C_L = 50 pF$	250	

⁽²⁾ Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.



5.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver				•			
		R _L = 60 Ω, -7 V ≤ V _{test} ≤ 12 V		1.5	2		
	Driver differential-output voltage	RL = 60Ω , $-7 V \le V test \le 12 V$, $4.5 V \le V cc$ See Figure 6 $\le 5.5 V$		2.1	3		
V _{OD}	magnitude	R _L = 100 Ω, C _L = 50 pF		2	2.5		V
		R _L = 54 Ω, C _L = 50 pF	See Figure 6-2	1.5	2		
		$R_L = 54 \Omega, 4.5 V \le V_{cc} \le 5.5 V$		2.1	3		
Δ V _{OD}	Change in magnitude of driver differential-output voltage			-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	R_L = 54 Ω or 100 Ω, C_L = 50 pF	See Figure 6-2	1	V _{CC} / 2	3	V
ΔV _{OC}	Change in differential driver common-mode output voltage			-50		50	mV
V _{OC(PP)}	Peak-to-peak driver common- mode output voltage	$R_L = 54 \Omega$, $C_L = 50 pF$, $V_{CC} = 5 V$	See Figure 6-2		520		mV
V _{OC(PP)}	Peak-to-peak driver common- mode output voltage	$R_L = 54 \Omega$, $C_L = 50 pF$, $V_{CC} = 3.3 V$	See Figure 6-2		250		mV
I _{OS}	Driver short-circuit output current	DE = V_{CC} , -7 V \leq [V _A or V _B] \leq 12 V, or A pin s	shorted to B pin	-250		250	mA
Receiver	r			•		'	
	Bus input current (driver	DE - 0.V.V 0.V.or.E.E.V.	V _I = 12 V		75	100	
I _I	disabled)	DE = 0 V, V _{CC} = 0 V or 5.5 V	V _I = -7 V	-97	-70		μA
V _{IT+}	Positive-going receiver differential-input voltage threshold				-70	-45	mV
V _{IT-}	Negative-going receiver differential-input voltage threshold	-7 V ≤ V _{CM} ≤ 12 V		-200	-150		mV
V _{HYS} (1)	Receiver differential-input voltage threshold hysteresis (V _{IT+} – V _{IT-})			30	50		mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -4 mA		V _{CC} - 0.4	V _{CC} - 0.2		V
V _{OL}	Receiver low-level output voltage	I _{OL} = 4 mA			0.2	0.4	V
l _{oz}	Receiver high-impedance output current	$V_O = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$		-1		1	μA
Logic	<u> </u>			-		'	
I _{IN}	Input current (D, DE, RE)			-5		5	μA
Supply	-			1			

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

5.7 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

•	PARAMETER		TEST CONDITIONS		MIN TY	P MAX	UNIT
			Both driver and receiver enabled	DE = V_{CC} , \overline{RE} = 0, no load	150	1800	
		V _{CC} = 3.6	Driver enabled and receiver disabled		100) 1500	μA
		V	Driver disabled and receiver enabled	DE = 0, RE = 0, no load	70	900	μΛ
Icc	Supply current (quiescent)		Both driver and receiver disabled	DE = 0 , RE = V _{CC} , no load	0.	1 1	
		V _{CC} = 5.5	Driver and receiver enabled	DE = V _{CC} , RE = 0, no load	170	3000	
			Driver enabled, receiver disabled		130	2500	
			Driver disabled, receiver enabled	DE = 0, RE = 0, no load	80	1000	μΑ
			Both driver and receiver disabled	DE = 0, RE = V _{CC} , no load	0.	1 1	

⁽¹⁾ Under any specific conditions, V_{IT+} is specified to be at least V_{HYS} higher than V_{IT-} .

5.8 Switching Characteristics (THVD1400)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	MIN	TYP	MAX	UNIT	
Driver							
t _r , t _f	Driver differential output rise and fall times			200	400	600	ns
t _{PHL} , t _{PLH}	Driver propagation delay	See Figure 6-3			250	500	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}				15	ns	
t _{PHZ} , t _{PLZ}	Driver disable time				80	200	ns
	Driver en elle fine	Receiver enabled	See Figure 6-4 and Figure 6-5		200	650	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	o rana rigaro o o		4	10	μs
Receiver						'	
t _r , t _f	Receiver output rise and fall times				13	20	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	See Figure 6-6			60	110	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					7	ns
t _{PHZ} , t _{PLZ}	Receiver disable time		See Figure 6.7		30	60	ns
t _{PZL(1)} ,		Driver enabled	See Figure 6-7		60	150	ns
$t_{PZH(1)}$ $t_{PZL(2)}$, $t_{PZH(2)}$	Receiver enable time	Driver disabled	See Figure 6-8		4	10	μs

5.9 Switching Characteristics (THVD1420)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	MIN	TYP	MAX	UNIT	
Driver				•			
t _r , t _f	Driver differential output rise and fall times				15	25	ns
t _{PHL} , t _{PLH}	Driver propagation delay	See Figure 6-3		20	38	ns	
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}				3.5	ns	
t _{PHZ} , t _{PLZ}	Driver disable time				15	38	ns
	Driver enable time	Receiver enabled	See Figure 6-4 and Figure 6-5		15	70	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled			4	10	μs
Receiver			·			'	


5.9 Switching Characteristics (THVD1420) (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	MIN	TYP	MAX	UNIT	
t _r , t _f	Receiver output rise and fall times				10	16	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	See Figure 6-6		40	75	ns	
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					5	ns
t _{PHZ} , t _{PLZ}	Receiver disable time		See Figure 6-7		15	25	ns
t _{PZL(1)} ,		Driver enabled	- See Figure 0-7		25	170	ns
t _{PZH(1)} t _{PZL(2)} , t _{PZH(2)}	Receiver enable time	Driver disabled	See Figure 6-8		4	10	μs




5.10 Typical Characteristics





5.10 Typical Characteristics (continued)





6 Parameter Measurement Information




Figure 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load




Figure 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




Figure 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load




Figure 6-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load




Figure 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




Figure 6-7. Measurement of Receiver Enable/Disable Times With Driver Enabled




Figure 6-8. Measurement of Receiver Enable Times With Driver Disabled




7 Detailed Description

7.1 Overview

The THVD1400 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 500 kbps. The THVD1420 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 12 Mbps.

7.2 Functional Block Diagrams



7.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±12 kV (Contact Discharge), ±15 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV.

7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	OUTI	PUTS	FUNCTION			
D	DE	Α	В	FUNCTION			
Н	Н	Н	L	Actively drive bus high			
L	Н	L	Н	Actively drive bus low			
Х	L	Z	Z	Driver disabled			
Х	OPEN	Z	Z	Driver disabled by default			
OPEN	Н	Н	L	Actively drive bus high by default			

Table 7-1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).



Table 7-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FUNCTION
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT} -	L	L	Receive valid bus low
Х	Н	Z	Receiver disabled
Х	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



8 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The THVD1400 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 8-1. Typical RS-485 Network With Half-Duplex Transceivers

8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light $(3 \times 10^8 \text{ m/s})$
- *v* is the signal velocity of the cable or trace as a factor of *c*

8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD1400 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

8.2.1.4 Receiver Failsafe

The differential receivers of the THVD1400 are failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{HYS} (the separation between V_{IT+} and V_{IT-}). As shown in the *Receiver Function Table*, differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT+} threshold, and the receiver output is high. Only when the differential input is more than V_{HYS} below V_{IT+} does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{IT+} .

8.2.1.5 Transient Protection

The bus pins of the THVD1400 transceiver family include on-chip ESD protection against ± 16 -kV HBM and ± 12 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.




Figure 8-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 8-3 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




Figure 8-3. Power Comparison of ESD, EFT, and Surge Transients

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 8-4 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




Figure 8-4. Comparison of Transient Energies

8.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. Figure 8-5 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. Table 8-1 shows the associated bill of materials.




Figure 8-5. Transient Protection Against Surge Transients for Half-Duplex Devices

DEVICE **FUNCTION ORDER NUMBER MANUFACTURER XCVR** RS-485 transceiver THVD1400 ΤI R1 CRCW0603010RJNEAHP 10-Ω, pulse-proof thick-film resistor Vishay R2 TVS Bidirectional 400-W transient suppressor CDSOT23-SM712 Bourns

Table 8-1. Bill of Materials

8.2.3 Application Curves




Figure 8-6. THVD1400 waveforms at 500 kbps, V_{CC} = 5V

9 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

10 Layout

10.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use 1-k Ω to 10-k Ω pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

10.2 Layout Example




Figure 10-1. Layout Example for SOIC package






Figure 10-2. Layout Example for Co-layout of SOIC (D) and SOT (DRL)



11 Device and Documentation Support

11.1 Device Support

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 24-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
THVD1400DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1400
THVD1400DRLR	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	Yes	Call TI Sn	Level-1-260C-UNLIM	-40 to 125	T400
THVD1400DRLR.A	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T400
THVD1400DRLR.B	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	-	SN	Level-1-260C-UNLIM	-40 to 125	T400
THVD1420DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1420
THVD1420DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1420
THVD1420DRLR	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T420
THVD1420DRLR.A	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T420
THVD1420DRLR.B	Active	Production	SOT-5X3 (DRL) 8	4000 LARGE T&R	-	SN	Level-1-260C-UNLIM	-40 to 125	T420

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1400DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1400DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1400DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
THVD1420DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD1420DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3



www.ti.com 24-Jul-2025




*All dimensions are nominal

7 till dillitoriolorio di o riorimital							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1400DR	SOIC	D	8	2500	353.0	353.0	32.0
THVD1400DRG4	SOIC	D	8	2500	353.0	353.0	32.0
THVD1400DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
THVD1420DR	SOIC	D	8	2500	353.0	353.0	32.0
THVD1420DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0



PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated