



WIDEBAND, LOW NOISE, LOW DISTORTION FULLY DIFFERENTIAL AMPLIFIER WITH RAIL-TO-RAIL OUTPUTS

FEATURES


- Fully Differential Architecture With Rail-to-Rail Outputs
- Centered Input Common-mode Range
- Minimum Gain of 1 V/V (0 dB)
- Bandwidth: 620 MHz
- Slew Rate: 570 V/µs
- 0.1% Settling Time: 7 ns
- HD₂: -115 dBc at 100 kHz, V_{OD} = 8 V_{PP}
- HD₃: -123 dBc at 100 kHz, V_{OD} = 8 V_{PP}
- Input Voltage Noise: 2 nV/\/Hz (f >10 kHz)
- Output Common-Mode Control
- Power Supply:
 - Voltage: 3.3 V (±1.65 V) to 5 V (±2.5 V)
 - Current: 14.2 mA
- Power-Down Capability: 15 μA

APPLICATIONS

- 5-V and 3.3-V Data Acquisition Systems
- High Linearity ADC Amplifier
- Wireless Communication
- Test and Measurement
- Voice Processing Systems

RELATED PRODUCTS

Device	BW (MHZ)	Slew Rate (V/µsec)	THD (dBc)	V _N (nV/Hz)
THS4509	2000	6600	-102 at 10 MHz	1.9
THS4500	370	2800	-82 at 8 MHz	7
THS4130	150	52	-97 at 250 kHz	1.3




DESCRIPTION

The THS4520 is a wideband, fully differential operational amplifier designed for 5-V data acquisition systems. It has very low noise at 2 nV/ \sqrt{Hz} , and low harmonic distortion of -115 dBc HD₂ and -123 dBc HD₃ at 100 kHz with 8 V_{PP}, and 1-k Ω load. The slew rate is 570 V/µs, and with a settling time of 7 ns to 0.1% (2-V step), it is ideal for data acquisition applications. It is designed for unity gain stability.

To allow for dc coupling to ADCs, its unique output common-mode control circuit maintains the output common-mode voltage within 0.25 mV offset (typical) from the set voltage. The common-mode set point defaults to mid-supply by internal circuitry, which may be over-driven from an external source.

The input and output are optimized for best performance with their common-mode voltages set to mid-supply. Along with high performance at low power supply voltage, this makes for extremely high performance single supply 5-V and 3.3-V data acquisition systems.

The THS4520 is offered in a Quad 16-pin leadless QFN package (RGT), and is characterized for operation over the full industrial temperature range from -40° C to 85° C.



Weasured HD2/HD3 for G = -1, $V_{OD} = 8$ V_{PP}, R_L = 1 K Ω (circuit shown on the left)

53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

THS4520



SLOS503B-SEPTEMBER 2006-REVISED JULY 2007



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

			UNIT
$V_{\text{S-}}$ to $V_{\text{S+}}$	Supply voltage	9	6 V
VI	Input voltage		±Vs
V _{ID}	Differential inp	out voltage	4 V
I _O	Output curren	t ⁽¹⁾	200 mA
	Continuous po	ower dissipation	See Dissipation Rating Table
-	Maximum juno	ction temperature	150°C
IJ	Maximum juno	ction temperature, continuous operation, long term reliability	125°C
T _A	Operating free	e-air temperature range	-40°C to 85°C
T _{stg}	Storage tempe	erature range	–65°C to 150°C
	Lead tempera	ture 1,6 mm (1/16 inch) from case for 10 seconds	300°C
		НВМ	2000
	ESD ratings	CDM	1500
		MM	100


(1) The THS4520 incorporates a (QFN) exposed thermal pad on the underside of the chip. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the QFN thermally enhanced package.

DISSIPATION RATINGS TABLE PER PACKAGE

PACKAGE ⁽¹⁾	۵	۵	POWER	RATING
FACKAGE	PJC	OJA	$T_A \le 25^{\circ}C$	T _A = 85°C
RGT (16)	2.4°C/W	39.5°C/W	2.3 W	225 mW

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

DEVICE INFORMATION



TERMINAL FUNCTIONS

TERMI (RGT PAC		DESCRIPTION
NO.	NAME	
1	NC	No internal connection
2	V _{IN-}	Inverting amplifier input
3	V _{OUT+}	Non-inverted amplifier output
4, 9	СМ	Common-mode voltage input
5, 6, 7, 8	V _{S+}	Positive amplifier power supply input
10	V _{OUT-}	Inverted amplifier output
11	V _{IN+}	Non-inverting amplifier input
12	PD	Powerdown, \overline{PD} = logic low puts part into low power mode, \overline{PD} = logic high or open for normal operation. If the PD pin is open (unterminated) the device will default to the enabled state.
13, 14, 15, 16	V _{S-}	Negative amplifier power supply input

SPECIFICATIONS; $V_{S+} - V_{S-} = 5 V$:

Test conditions unless otherwise noted: $V_{S+} = +2.5 \text{ V}$, $V_{S-} = -2.5 \text{ V}$, G = 0 dB, CM = open, $V_O = 2 \text{ V}_{PP}$, $R_F = 499 \Omega$, $R_L = 200 \Omega$ Differential, $T_A = 25^{\circ}C$ Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

PARAMETER	т	EST CONDITIC	DNS	MIN	ТҮР	МАХ	UNIT	TEST LEVEL ⁽¹⁾
AC PERFORMANCE			I		1		1	
	G = 0 dB, V _O = 1	00 mV _{PP}			620		MHz	
Small Signal Dandwidth	$G = 6 dB, V_0 = 1$	00 mV _{PP}			450		MHz	
Small-Signal Bandwidth	G = 10 dB, V _O =	100 mV _{PP}			330		MHz	
	G = 20 dB, V _O =	100 mV _{PP}			120		MHz	С
Gain-Bandwidth Product	G = 20 dB				1200		MHz	
Bandwidth for 0.1 dB flatness	$G = 6 dB, V_0 = 2$	2 V _{PP}			30		MHz	
Large-Signal Bandwidth	G = 6 dB, V _O = 2	2 V _{PP}			132		MHz	
Slew Rate (Differential)					570		V/µs	
Rise Time					4			
Fall Time	2-V Step				4			С
Settling Time to 1%					6.2		ns	
Settling Time to 0.1%					7			
	f = 100 kHz ⁽³⁾	$R_L = 1 \ k\Omega$	$V_{OD} = 8 V_{PP}$		-115			
		R _L = 200	$V_{OD} = 2 V_{PP}$		-100			
	$f = 1 MHz^{(4)}$	Ω	$V_{OD} = 4 V_{PP}$		-93			
		D 110	$V_{OD} = 2 V_{PP}$		-101			
2 nd Order Harmonic Distortion ⁽²⁾		$R_L = 1 k\Omega$	$V_{OD} = 4 V_{PP}$		-101		dBc	С
		R _L = 200	$V_{OD} = 2 V_{PP}$		-103			
	()) (4)	Ω	$V_{OD} = 4 V_{PP}$		-97			
	f = 8 MHz ⁽⁴⁾	D 110	$V_{OD} = 2 V_{PP}$		-100			
		$R_L = 1 k\Omega$	$V_{OD} = 4 V_{PP}$		-95			
	f = 100 kHz ⁽³⁾	$R_L = 1 \ k\Omega$	$V_{OD} = 8 V_{PP}$		-123			
		R _L = 200	$V_{OD} = 2 V_{PP}$		-105			
	(4)	Ω	$V_{OD} = 4 V_{PP}$		-93			
	f = 1 MHz ⁽⁴⁾	D (10)	$V_{OD} = 2 V_{PP}$		-101			
3 rd Order Harmonic Distortion ⁽²⁾		$R_L = 1 k\Omega$	$V_{OD} = 4 V_{PP}$		-96		dBc	С
		R _L = 200	$V_{OD} = 2 V_{PP}$		-92			
	(4)	Ω	$V_{OD} = 4 V_{PP}$		-88			
	f = 8 MHz ⁽⁴⁾		$V_{OD} = 2 V_{PP}$		-102			
		$R_L = 1 \ k\Omega$	$V_{OD} = 4 V_{PP}$		-91			
	f_{C} = 100 kHz ⁽³⁾ , R _L = 1k Ω, V _{OD} =	10-kHz Tone S = 8 V _{PP} envelop	pacing, pe, G = 0dB		-135			
3 rd Order Intermodulation Distortion	f_{C} = 1 MHz ⁽⁴⁾ , 10 R _L = 200 Ω, V _{OD}	00-kHz Tone S = 4 V _{PP} envelo	pacing, ope, G = 10dB		-82		dBc	С
	f_{C} = 10 MHz ⁽⁴⁾ , R _L = 200 Ω, V _{OD}	100-kHz Tone \$ = 4 V _{PP} envelo	Spacing, ope, G = 10dB		-82			
Input Voltage Noise	f > 10 kHz				2		nV/√ Hz	
Input Current Noise	f > 10 kHz				2		pA/√ Hz	

(1) Test levels: (A) 100% tested at 25°C. Overtemperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) For additional information, see the Typical Characteristics section and the Apllications section.

(3) Data collected with applied differential input signal and measured differential output signal.

(4) Data collected with applied single-ended input signal and measured differential output signal. See Figure 55 in the Applications/Test Circuits section for additional information.

SPECIFICATIONS; $V_{S+} - V_{S-} = 5$ V: (continued)

Test conditions unless otherwise noted: $V_{S+} = +2.5 \text{ V}$, $V_{S-} = -2.5 \text{ V}$, G = 0 dB, CM = open, $V_O = 2 V_{PP}$, $R_F = 499 \Omega$, $R_L = 200 \Omega$ Differential, $T_A = 25^{\circ}C$ Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

PARAMETER	TEST COND	TIONS	MIN	ТҮР	MAX	UNIT	TEST LEVEL ⁽¹
DC PERFORMANCE							
Open-Loop Voltage Gain (A _{OL})				112		dB	С
land Official Vieldand	$T_A = 25^{\circ}C$			±0.25	±2.5	mV	•
Input Offset Voltage	$T_A = -40^{\circ}C$ to $85^{\circ}C$			±0.25	±3	mV	A
Average Offset Voltage Drift	$T_A = -40^{\circ}C$ to $85^{\circ}C$			1		µV/°C	В
Input Ding Current	$T_A = 25^{\circ}C$			6.5	10		^
Input Bias Current	$T_A = -40^{\circ}C$ to $85^{\circ}C$			6.4	11	μA	A
Average Bias Current Drift	$T_A = -40^{\circ}C$ to $85^{\circ}C$			1.9		nA/°C	В
Input Offset Current	$T_A = 25^{\circ}C$			±0.2	±2.5	μA	А
input Onset Current	$T_A = -40^{\circ}C$ to $85^{\circ}C$			±0.2	±3	μΑ	ζ
Average Offset Current Drift	$T_A = -40^{\circ}C$ to $85^{\circ}C$			1.6		nA/°C	В
INPUT							
Common-Mode Input Range High				1.75		V	
Common-Mode Input Range Low				-1.3		v	В
Common-Mode Rejection Ratio				84]	dB	
Differential Input Impedance				7.5 0.31		kΩ pF	С
Common-Mode Input Impedance				2.67 0.7		MΩ pF	С
				7			
OUTPUT		T 0500	4.05	0.40	1		
Maximum Output Voltage High		$T_A = 25^{\circ}C$	1.95	2.16		V	
Maximum Output Voltage Figh	Each output with 100 Ω	T _A = −40C to 85°C	1.9	2.16		v	
	to mid-supply	T _A = 25°C		-2.16	-1.95		А
Minimum Output Voltage Low		$T_A = -40C$ to		0.46	1.0	V	
		85°C		-2.16	-1.9		
Differential Output Voltage Swing	$T_A = -40C$ to $85^{\circ}C$		7.8	8.64		V	
Differential Output Current Drive	R _L = 10 Ω			105		mA	С
Output Balance Error	$V_0 = 100 \text{ mV}, \text{ f} = 1 \text{ MHz}$			-80		dB	
OUTPUT COMMON-MODE VOLTAGE CON	ROL		1				
Small-Signal Bandwidth				230		MHz	
Gain				1		V/V	
Output Common-Mode Offset from CM input	1.25 V < CM < 3.5 V			±0.25		mV	С
CM Input Bias Current	1.25 V < CM < 3.5 V			0.6		μA	
CM Input Voltage			-1.5		1.5	V	
CM Default Voltage	$CM = 0.5 (V_{S+} + V_{S-})$			0		V	
POWER SUPPLY	1		1				
Specified Operating Voltage			3	5	5.25	V	С
Maximum Quiescent Current	T _A = 25°C			14.2	15.3	mA	
	$T_A = -40C$ to $85^{\circ}C$			14.2	15.5		
Minimum Quiescent Current	$T_A = 25^{\circ}C$		13.1	14.2		mA	А
	$T_A = -40C$ to $85^{\circ}C$		12.75	14.2			
Power Supply Rejection (±PSRR)				94		dB	
POWERDOWN	Referenced to V _{s-}						
Enable Voltage Threshold	For additional information, so			>1.5		V	С
Disable Voltage Threshold	Information section of this da	ata sheet.		<-1.5		V	-
	$T_A = 25^{\circ}C$		1	15	70		

SPECIFICATIONS; $V_{S+} - V_{S-} = 3.3 V$:

Test conditions unless otherwise noted: $V_{S+} = +1.65 \text{ V}$, $V_{S-} = -1.65 \text{ V}$, G = 0 dB, CM = open, $V_O = 1 \text{ V}_{PP}$, $R_F = 499 \Omega$, $R_L = 200 \Omega$ Differential, $T_A = 25^{\circ}C$ Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

PARAMETER		TEST CONDITIO	NS	MIN	ТҮР	МАХ	UNIT	TEST LEVEL ⁽¹⁾
AC PERFORMANCE								
	G = 0 dB, V _O = 100) mV _{PP}			600		MHz	
	G = 6 dB, V _O = 100) mV _{PP}			400		MHz	
Small-Signal Bandwidth	G = 10 dB, V _O = 10	0 mV _{PP}			310		MHz	
	$G = 20 \text{ dB}, V_0 = 10$	0 mV _{PP}			120		MHz	С
Gain-Bandwidth Product	G = 20 dB				1200		MHz	
Bandwidth for 0.1 dB flatness	G = 6 dB, V _O = 1 V	PP			30		MHz	
Large-Signal Bandwidth	G = 0 dB, V _O = 1 V	PP			210		MHz	
Slew Rate (Differential)					320		V/µs	
Rise Time					4			
Fall Time	2-V Step				4			С
Settling Time to 1%					6.6		ns	
Settling Time to 0.1%					7.1			
	f = 100 kHz ⁽³⁾	$R_L = 1 \ k\Omega$	$V_{OD} = 4 V_{PP}$		-135			
		D 200 0	$V_{OD} = 1 V_{PP}$		-107			
	f = 1 MHz ⁽⁴⁾	$R_L = 200 \ \Omega$	$V_{OD} = 2 V_{PP}$		-101			
		D 1k0	$V_{OD} = 1 V_{PP}$		-97			
2 nd Order Harmonic Distortion ⁽²⁾		$R_L = 1 \ k\Omega$	$V_{OD} = 2 V_{PP}$		-103		dBc	С
		R ₁ = 200 Ω	$V_{OD} = 1 V_{PP}$		-108			
	f = 8 MHz ⁽⁴⁾	$R_{L} = 200.32$	$V_{OD} = 2 V_{PP}$		-106			
	T = 8 MHZ ()	$R_{\rm L} = 1 \ k\Omega$	$V_{OD} = 1 V_{PP}$		-98			
		$R_{L} = 1 R_{S2}$	$V_{OD} = 2 V_{PP}$		-99			
	f = 100 kHz ⁽³⁾	$R_L = 1 \ k\Omega$	$V_{OD} = 4 V_{PP}$		-146			
		B 000 0	$V_{OD} = 1 V_{PP}$		-112			
	(4)	R _L = 200 Ω	$V_{OD} = 2 V_{PP}$		-105			
	f = 1 MHz ⁽⁴⁾	D 440	$V_{OD} = 1 V_{PP}$		-94			
3 rd Order Harmonic Distortion ⁽²⁾		$R_L = 1 \ k\Omega$	$V_{OD} = 2 V_{PP}$		-103		dBc	С
		D 000 0	$V_{OD} = 1 V_{PP}$		-95			
	(4)	$R_L = 200 \ \Omega$	$V_{OD} = 2 V_{PP}$		-90			
	f = 8 MHz ⁽⁴⁾	D 44c	$V_{OD} = 1 V_{PP}$		-95			
		$R_L = 1 \ k\Omega$	$V_{OD} = 2 V_{PP}$		-102			
		kHz Tone Spacing 4 V _{PP} envelope, G	g, = 10dB		-80		-ID -	0
3 rd Order Intermodulation Distortion	$f_{C} = 10 \text{ MHz}^{(4)}, 100 \text{ R}_{L} = 200 \Omega, \text{ V}_{OD} =$)-kHz Tone Spacir 4 V _{PP} envelope, G	ng, = 10dB		-80		dBc	С
Input Voltage Noise	f > 10 kHz				2		nV/√ Hz	
Input Current Noise	f > 10 kHz				2		pA/√Hz	

Test levels: (A) 100% tested at 25°C. Overtemperature limits by characterization and simulation. (B) Limits set by characterization and (1) simulation. **(C)** Typical value only for information. For additional information, see the Typical Characteristics section and the Apllications section.

(2)

(3) Data collected with applied differential input signal and measured differential output signal.

(4) Data collected with applied single-ended input signal and measured differential output signal. See Figure 55 in the Applications/Test Circuits section for additional information.

SPECIFICATIONS; $V_{S+} - V_{S-} = 3.3$ V: (continued)

Test conditions unless otherwise noted: $V_{S+} = +1.65 \text{ V}$, $V_{S-} = -1.65 \text{ V}$, G = 0 dB, CM = open, $V_O = 1 \text{ V}_{PP}$, $R_F = 499 \Omega$, $R_L = 200 \Omega$ Differential, $T_A = 25^{\circ}C$ Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

PARAMETER	TEST CONDITION	S	MIN	ТҮР	МАХ	UNIT	TEST LEVEL ⁽¹⁾
DC PERFORMANCE					1		
Open-Loop Voltage Gain (A _{OL})				104		dB	
	$T_A = 25^{\circ}C$			±0.25		mV	0
Input Offset Voltage	$T_A = -40^{\circ}C$ to $85^{\circ}C$			±0.25		mV	С
Average Offset Voltage Drift	$T_A = -40^{\circ}C$ to $85^{\circ}C$			1		µV/∘C	
	$T_A = 25^{\circ}C$			6.5			
Input Bias Current	$T_A = -40^{\circ}C$ to $85^{\circ}C$			6.4		μA	С
Average Bias Current Drift	$T_A = -40^{\circ}C$ to $85^{\circ}C$			1.9		nA/°C	
	T _A = 25°C			±0.2			
Input Offset Current	$T_A = -40^{\circ}C$ to $85^{\circ}C$			±0.2		μA	С
Average Offset Current Drift	$T_A = -40^{\circ}C$ to $85^{\circ}C$			1.6		nA/°C	
INPUT		I					
Common-Mode Input Range High				1.4			
Common-Mode Input Range Low				-0.45		V	С
Common-Mode Rejection Ratio				84		dB	
OUTPUT				I	1	I	
Maximum Output Voltage High		$T_A = 25^{\circ}C$		1.4			
Minimum Output Voltage Low	Each output with 100 Ω to mid-supply	$T_A = 25^{\circ}C$		-1.4		V	С
Differential Output Voltage Swing				5.6		V	
Differential Output Current Drive	R _L = 10 Ω			78		mA	-
Output Balance Error	V _O = 100 mV, f = 1 MHz			-80		dB	С
OUTPUT COMMON-MODE VOLTA	GE CONTROL	I					
Small-Signal Bandwidth				224		MHz	
Gain				1		V/V	
Output Common-Mode Offset from CM input	1.25 V < CM < 3.5 V			±0.25		mV	С
CM Input Bias Current	1.25 V < CM < 3.5 V			0.6		μA	
CM Default Voltage	CM = 0.5 (V _{S+} + V _{S-})			0		V	
POWER SUPPLY		ł		I	1		
Specified Operating Voltage				3.3		V	
Quiescent Current	$T_A = 25^{\circ}C$			13		mA	С
Power Supply Rejection (±PSRR)				94		dB	
POWERDOWN	Referenced to V _{s-}						
Enable Voltage Threshold	For additional information, see the App	lication Information		>1		V	-
Disable Voltage Threshold	section of this data sheet.			<-1		V	С
Powerdown Quiescent Current				10		μA	С



TYPICAL CHARACTERISTICS

TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 5 V$


Test conditions unless otherwise noted: V_{S+} = +2.5 V, V_{S-} = -2.5 V, CM = open, V_O = 2 V_{PP} , R_F = 499 Ω , R_L = 200 Ω Differential, G = 0 dB, Single-Ended Input, Input and Output Referenced to Midrail


Small-Signal Frequency Resp	ponse		Figure 1
Large Signal Frequency Resp	ponse		Figure 2
	HD2	vs Frequency, $V_O = 2 V_{PP}$	Figure 3
	HD3	vs Frequency, $V_0 = 2 V_{PP}$	Figure 4
	HD2	vs Frequency, $V_0 = 4 V_{PP}$	Figure 5
	HD3	vs Frequency, $V_0 = 4 V_{PP}$	Figure 6
	HD2	vs Output Voltage Swing, f = 1 MHz	Figure 7
	HD3	vs Output Voltage Swing, f = 1 MHz	Figure 8
Harmonic Distortion ⁽¹⁾	HD2	vs Output Voltage Swing, f = 8 MHz	Figure 9
Harmonic Distortion	HD3	vs Output Voltage Swing, f = 8 MHz	Figure 10
	HD2	vs Load Resistance, f = 1 MHz	Figure 11
	HD3	vs Load Resistance, f = 1 MHz	Figure 12
	HD2	vs Load Resistance, f = 8 MHz	Figure 13
	HD3	vs Load Resistance, f = 8 MHz	Figure 14
	HD2	vs Output common-mode voltage	Figure 15
	HD3	vs Output common-mode voltage	Figure 16
0.1 dB Flatness			Figure 17
S-Parameters		vs Frequency	Figure 18
Slew Rate		vs Output Voltage	Figure 19
Transient Deserves		Gain = 6 dB, V_0 = 4 V_{PP}	Figure 20
Transient Response		Gain = 6 dB, V_0 = 2 V_{PP}	Figure 21
Output Voltage Swing		vs Load Resistance	Figure 22
Input Offset Voltage		vs Input Common-Mode Voltage	Figure 23
Input Bias Current		vs Supply Voltage	Figure 24
Open Loop Gain and Phase		vs Frequency	Figure 25
Input Referred Noise		vs Frequency	Figure 26
Quiescent Current		vs Supply Voltage	Figure 27
Power Supply Current		vs Supply Voltage in Powerdown Mode	Figure 28
Output Balance Error		vs Frequency	Figure 29
CM Small-Signal Frequency	Response		Figure 30
CM Input Bias Current		vs CM Input Voltage	Figure 31
Differential Output Offset Vol	tage	vs CM Input Voltage	Figure 32
Output Common-Mode Offse	t	vs CM Input Voltage	Figure 33


(1) For additional plots, see the Applications section.


TEXAS INSTRUMENTS www.ti.com

SLOS503B-SEPTEMBER 2006-REVISED JULY 2007











LARGE-SIGNAL FREQUENCY RESPONSE












Figure 4.













Figure 7.






Figure 9.




Figure 11.

HD3 vs OUTPUT VOLTAGE SWING FREQUENCY = 1MHz




Figure 8.

HD3 vs OUTPUT VOLTAGE SWING FREQUENCY = 8MHz




Figure 10.

HD3 vs LOAD RESISTANCE FREQUENCY = 1MHz






Figure 12.











Figure 15.








Figure 14.

HD3 vs OUTPUT COMMON-MODE VOLTAGE





Figure 16.















Figure 19.








TRANSIENT RESPONSE






OUTPUT VOLTAGE SWING vs LOAD RESISTANCE





INPUT BIAS CURRENT vs SUPPLY VOLTAGE




1 M




SLOS503B-SEPTEMBER 2006-REVISED JULY 2007

INPUT REFERRED NOISE vs FREQUENCY

OPEN LOOP GAIN AND PHASE vs FREQUENCY








100


Figure 26.

POWER SUPPLY CURRENT vs SUPPLY VOLTAGE IN POWER-DOWN MODE







CM SMALL SIGNAL FREQUENCY RESPONSE








OUTPUT BALANCE ERROR vs FREQUENCY





CM INPUT BIAS CURRENT vs CM INPUT VOLTAGE







Figure 33.

TYPICAL AC PERFORMANCE: V_{S+} – V_{S-} = 3.3 V


Test conditions unless otherwise noted: $V_{S+} = 1.65 \text{ V}$, $V_{S-} = -1.65 \text{ V}$, CM = open, $V_{OD} = 1 \text{ V}_{PP}$, $R_F = 499 \Omega$, $R_L = 200 \Omega$ Differential, G = 0 dB, Single-Ended Input, Input and Output Referenced to Midrail

Small-Signal Frequency Resp	onse		Figure 34
Large Signal Frequency Resp	onse		Figure 35
	HD2	vs Frequency	Figure 36
	HD3	vs Frequency	Figure 37
	HD2	vs Output Voltage Swing, f = 1 MHz	Figure 38
	HD3	vs Output Voltage Swing, f = 1 MHz	Figure 39
	HD2	vs Output Voltage Swing, f = 8 MHz	Figure 40
Harmonic Distortion ⁽¹⁾	HD3	vs Output Voltage Swing, f = 8 MHz	Figure 41
	HD2	vs Load Resistance, f = 1 MHz	Figure 42
	HD3	vs Load Resistance, f = 1 MHz	Figure 43
	HD2	vs Load Resistance, f = 8 MHz	Figure 44
	HD3	vs Load Resistance, f = 8 MHz	Figure 45
	HD2	vs Output common-mode voltage, $V_O = 2 V_{pp}$	Figure 46
	HD3	vs Output common-mode voltage, $V_O = 2 V_{pp}$	Figure 47
0.1 dB Flatness			Figure 48
S-Parameters		vs Frequency	Figure 49
Slew Rate		vs Output Voltage	Figure 50
Transient Response		Gain = 6 dB, V_0 = 4 V_{pp}	Figure 51
Tansient Response		Gain = 6 dB, V_0 = 2 V_{pp}	Figure 52
Output Balance Error		vs Frequency	Figure 53
CM Input Impedance		vs Frequency	Figure 54

(1) For additional plots, see the Applications section.



SMALL-SIGNAL FREQUENCY RESPONSE




LARGE-SIGNAL FREQUENCY RESPONSE



100


6

6



TEXAS INSTRUMENTS www.ti.com

SLOS503B-SEPTEMBER 2006-REVISED JULY 2007






Figure 48.






Figure 50.

TRANSIENT RESPONSE







TEXAS ISTRUMENTS www.ti.com




Figure 49.





Figure 51.

OUTPUT BALANCE ERROR vs FREQUENCY








Figure 54.

TEST CIRCUITS

The THS4520 is tested with the following test circuits built on the EVM. For simplicity, power supply decoupling is not shown – see layout in the applications section for recommendations.




Figure 55. General Test Circuit for Device Testing and Characterization

Depending on the test conditions, component values are changed per the following tables, or as otherwise noted. The signal generators used are ac coupled $50-\Omega$ sources and a $0.22-\mu$ F capacitor and a $49.9-\Omega$ resistor to ground are inserted across R_{IT} on the alternate input to balance the circuit. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated single-supply as described in the applications section with no impact on performance.

GAIN	R _F	R _G	R _{IT}
0 dB	499 Ω	487 Ω	53.6 Ω
6 dB	499 Ω	243 Ω	57.6 Ω
10 dB	499 Ω	147 Ω	63.4 Ω
14 dB	499 Ω	88.7 Ω	71.5 Ω

GAIN	R _F	R _G	R _{IT}
20 dB	499 Ω	34.8 Ω	115 Ω

Note: The gain setting includes $50-\Omega$ source impedance. Components are chosen to achieve gain and $50-\Omega$ input termination.

Table 2. Load Component Values

RL	Ro	R _{OT}	Atten.
100 Ω	25 Ω	open	6 dB
200 Ω	86.6 Ω	69.8 Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1 kΩ	487 Ω	52.3 Ω	31.8 dB
2 k	976	51.1	-37.86

Note: The total load includes $50 \cdot \Omega$ termination by the test equipment. Components are chosen to achieve load and $50 \cdot \Omega$ line termination through a 1:1 transformer.

Due to the voltage divider on the output formed by the load component values, the amplifier's output is attenuated in test. The column *Atten* in Table 2 shows the attenuation expected from the resistor divider. When using a transformer at the output the signal will have slightly more loss, and the numbers will be approximate.

Frequency Response

The general circit shown in Figure 55 is modified as shown in Figure 56, and is used to measure the frequency response of the device.

A network analyzer is used as the signal source and as the measurement device. The output impedance

of the network analyzer is 50 $\Omega.~R_{\text{IT}}$ and R_{G} are chosen to impedance match to 50 Ω , and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

The output is probed using a high-impedance differential probe across the $100-\Omega$ resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.




Figure 56. Frequency Response Test Circuit

S-Parameter, Slew Rate, Transient Response, Settling Time, Output Voltage

The circuit shown in Figure 57 is used to measure s-parameters, slew rate, transient response, settling time, and output voltage swing.

Because S21 is measured single-ended at the load with $50-\Omega$ double termination, add 12 dB to see the amplifier's output as a differential signal.






Figure 57. S-Parameter, SR, Transient Response, Settling Time, V_{OUT} Swing

CM Input

The circuit shown in Figure 58 is used to measure the frequency response of the CM input. Frequency response is measured single-ended at V_{OUT+} or V_{OUT-} with the input injected at V_{IN}, R_{CM} = 0 Ω and R_{CMT} = 49.9 Ω .




Figure 58. CM Input Test Circuit

APPLICATION INFORMATION

APPLICATIONS

The following circuits show application information for the THS4520. For simplicity, power supply decoupling capacitors are not shown in these diagrams. For more detail on the use and operation of fully differential op amps see application report *Fully-Differential Amplifiers* (SLOA054).

Differential Input to Differential Output Amplifier

The THS4520 is a fully differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 59 (CM input not shown). The gain of the circuit is set by R_F divided by R_G .




Figure 59. Differential Input to Differential Output Amplifier

Depending on the source and load, input and output termination can be accomplished by adding $\rm R_{IT}$ and $\rm R_{O}.$

Single-Ended Input to Differential Output Amplifier

The THS4520 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 60 (CM input not shown). The gain of the circuit is again set by R_F divided by R_G .




Figure 60. Single-Ended Input to Differential Output Amplifier

Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the '+' and '-' input pins of the op amp.

It is important to not violate the input common-mode voltage range (V_{ICR}) of the op amp. Assuming the op amp is in linear operation, the differential voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin determines the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$V_{IC} = \left(V_{OUT+} \times \frac{R_G}{R_G + R_F}\right) + \left(V_{IN-} \times \frac{R_F}{R_G + R_F}\right)$$
(1)

To determine the $V_{\rm ICR}$ of the op amp, the voltage at the negative input is evaluated at the extremes of $V_{\rm OUT+}.$

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

Setting the Output Common-Mode Voltage


The output common-mode voltage is set by the voltage at the CM pin. The internal common-mode control circuit maintains the output common-mode voltage within 0.25-mV offset (typical) from the set voltage, when set within ± 0.5 V of mid-supply. If left unconnected, the common-mode set point is set to mid-supply by internal circuitry, which may be over-driven from an external source. Figure 61 is representative of the CM input. The internal CM circuit has about 230 MHz of bandwidth, which is



required for best performance, but it is intended to be a DC bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by Equation 2:

$$I_{EXT} = \frac{2V_{CM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$
(2)

where V_{CM} is the voltage applied to the CM pin.





Powerdown Operation: Device Enable/Disable Thresholds

The enable/disable thresholds of the THS4520 are dependent upon the power supplies, and the thresholds are always referenced to the lower power supply rail. The device is enabled or disabled for the following conditions:

- Device enabled: V_{PD} > V_{S-} + 0.8 x (V_{S+} V_{S-})
- Device disabled: V_{PD} < V_{S-} + 0.2 x (V_{S+} V_{S-})

If the \overline{PD} pin is left open, the device will default to the enabled state.

 Table 3 shows the thresholds for some common power supply configurations:

Table 3. Power Supply Configurations

Table et l'ener eappij eeningalaiene									
Power Supply (V _{S+} , V _{S-})	Enable Threshold (V)	Disable Threshold (V)	Comment						
±2.5 V	1.5	-1.5	Shown in data table						
±1.65 V	1	-1	Shown in data table						
(4 V , -1 V)	3	0	Split, unbalanced supplies						
(5 V, gnd)	4	1	Single-sided supply						
(3.3 V, gnd)			Single-sided supply						
(3 V, gnd)	2.4	0.6	Single-sided supply						

Single-Supply Operation (3 V to 5 V)

To facilitate testing with common lab equipment, the THS4520 EVM allows split-supply operation, and the characterization data presented in this data sheet was taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. Figure 62, Figure 63, and Figure 64 show DC and AC-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output common-mode voltage to be set to mid-supply allowing for optimum performance. The information presented here can also be applied to differential input sources.

In Figure 62, the source is referenced to the same voltage as the CM pin (V_{CM}). V_{CM} is set by the internal circuit to mid-supply. R_T along with the input impedance of the amplifier circuit provides input termination, which is also referenced to V_{CM} .

Note R_S and R_T are added to the alternate input from the signal input to balance the amplifier. Alternately, one resistor can be used equal to the combined value R_G + $R_S||R_T$ on this input. This is also true of the circuits shown in Figure 63 and Figure 64.




Figure 62. THS4520 DC Coupled Single-Supply with Input Biased to V_{CM}

In Figure 63 the source is referenced to ground and so is the input termination resistor. R_{PU} is added to the circuit to avoid violating the V_{ICR} of the op amp. The proper value of resistor to add can be calculated from Equation 3:

$$R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left(\frac{1}{R_{F}}\right) - V_{IC} \left(\frac{1}{R_{IN}} + \frac{1}{R_{F}}\right)}$$
(3)

 V_{IC} is the desired input common-mode voltage, $V_{CM} = CM$, and $R_{IN} = R_G + R_S ||R_T$. To set to mid-supply, make the value of $R_{PU} = R_G + R_S ||R_T$. Table 4 is a modification of Table 1 to add the proper values with R_{PU} assuming a 50- Ω source impedance and setting the input and output common-mode voltage to mid-supply.

There are two drawbacks to this configuration. One is it requires additional current from the power supply. Using the values shown for a gain of 0 dB requires 10 mA more current with 5-V supply, and 6.5 mA more current with 3.3-V supply.

The other drawback is this configuration also increases the noise gain of the circuit. In the 10-dB gain case, noise gain increases by a factor of 1.7.

Gain	R _F	R _G	R _{IT}	R _{PU}
0 dB	499 Ω	487 Ω	54.9 Ω	511 Ω
6 dB	499 Ω	243 Ω	59 Ω	270 Ω
10 dB	499 Ω	150 Ω	68.1 Ω	178 Ω
14 dB	499 Ω	93.1 Ω	82.5 Ω	124 Ω
20 dB	499 Ω	40.2 Ω	221 Ω	80.6 Ω

 Table 4. RPU Values for Various Gains




Figure 63. THS4520 DC Coupled Single-Supply with R_{PU} Used to Set V_{IC}

Figure 64 shows AC coupling to the source. Using capacitors in series with the termination resistors allows the amplifier to self-bias both input and output to mid-supply.




Figure 64. THS4520 AC Coupled Single-Supply

SLOS503B-SEPTEMBER 2006-REVISED JULY 2007

FULLY DIFFERENTIAL AMPLIFIER WITH REDUCED PEAKING

Figure 65 shows a fully differential amplifier that reduces peaking at low gains. The resistor R_C compensates the THS4520 to have higher noise gain (NG), which reduces the AC response peaking (typically 3.8dB at G = +1 without R_C) without changing the DC forward gain. The input signal, V_{IN} , is assumed to be from a low impedance source, such as an op amp.

When the two feedback paths are symmetrical, the noise gain is given by the expression:




Figure 65. THS4520 with Noise Gain Compensation

A unity-gain buffer can be designed by selecting $R_F = 499 \Omega$, $R_G = 499 \Omega$ and $R_C =$ open. The resulting forward gain response is similar to the characteristics plots with G = 0dB (see Figure 1), and the noise gain equal to 2. If R_C is then made equal to 200 Ω the noise gain increases to 7, which typically gives a frequency response with less peaking and with less bandwidth, and the forward gain remains equal to unity.

The plot in Figure 66 shows the measured small-signal AC response of a THS4520 EVM in the default unity-gain configuration (see Figure 72). When the termination resistors present on the EVM (R1, R2, and R12 in Figure 72) and the source resistance of the signal generator ($R_S = 50 \Omega$) are taken into account, the calculated noise gain of the default EVM is NG = 1.97. Also included in the plot are two curves which represent the measured response of the same board with two values of R_C , one with $R_C = 200 \Omega$ (NG = 6.96) and one with $R_C = 487 \Omega$ (NG = 4.02). The low-frequency roll-off of the AC response is due to the transformer (T1 in Figure 72). The curves illustrate the reduced peaking



and the reduced bandwidth due to increased noise gain when the circuit is configured for low forward gain. Note that using noise gain compensation increases the circuit output noise and decreases the circuit bandwidth. Compared to the default configuration (no R_C) using R_C = 200 Ω and R_C = 487 Ω increases the circuit output noise by approximately 10.9dB and 6dB respectively.





Figure 66. THS4520 EVM Small Signal Response With and Without Noise Gain Compensation

DC ERRORS IN A FULLY DIFFERENTIAL AMPLIFIER

Summary

A DC error model of a fully differential voltage feedback amplifier shown in the following circuit diagram. The output error has four contributing factors in this model:

- 1. Input offset voltage (V_{IO}).
- 2. Input offset current (I_{IO}).
- 3. Input bias currents (I_{IB+}, I_{IB-}) interacting with mismatched feedback networks.
- 4. Mismatch between input and output common-mode voltages interacting with the mismatched feedback networks.



When there is no mismatch between the feedback networks ($RF_1 = RF_2$ and $RG_1 = RG_2$) the output error due to the input offset voltage is given by:

$$\Delta V_{OD} \left(V_{IO} \right) = V_{IO} \frac{RG + RF}{RG} = V_{IO} / \beta$$
(5)

where β is often called the *feedback factor*.

β

$$=\frac{RG}{RG + RF}$$
(6)

For additional information, see the applications note *Fully Differential Amplifiers* (SLOA054).

The output error due to the input offset current is given by:

$$\Delta V_{OD}(I_{IO}) = I_{IO}RF$$
(7)

If there is mismatch ($RF_1 \neq RF_2$ or $RG_1 \neq RG_2$), then the output error due to the input bias currents is:

$$\Delta V_{OD}(I_{IB}, I_{IO}) = 2 \frac{I_{IB}(R_{EQ1} - R_{EQ2}) + I_{IO}(R_{EQ1} + R_{EQ2})}{(\beta_1 + \beta_2)}$$
(8)

Where I_{IB} = (I_{IB+} + $I_{IB-})/2,$ $R_{EQ1,2}$ = $RF_{1,2}$ || $RG_{1,2}$ and $\beta_{1,2}$ = $RG_{1,2}/(RG_{1,2}$ + $RF_{1,2}).$

There is an additional contribution to the output error if the input and output common-mode voltages are mismatched:

$$\Delta V_{OD} (V_{OCM}, V_{ICM}) = 2 \times (V_{OCM} - V_{ICM}) \frac{(\beta_1 - \beta_2)}{(\beta_1 + \beta_2)}$$
(9)

Note that this source of output error will be negligible if the two feedback paths are well matched. The analysis that leads to the results shown above is beyond the scope of this section. An applications note that shows the detailed analysis will be available in the near future.

DEPENDENCE OF HARMONIC DISTORTION ON DEVICE OUTPUT SWING AND SIGNAL FREQUENCY

Typical plots of HD2 or HD3 usually show the dependence of these parameters upon a single variable, like frequency, output swing, load, or circuit gain. Operating conditions of interest are usually dependent on several variables that are often spread across several different plots. This forces the designer to interpolate across several plots in an attempt to capture the parameters and operating conditions for his/her application.

Unlike typical plots where HD2 or HD3 is plotted against a single variable, the plots below show constant contours of THS4520 HD2 and HD3 plotted against the joint parameters of device output swing and signal frequency. These two parameters are of particular interest because their joint interaction reflects the usable slewing and bandwidth limits of a device. Output swing and frequency limits are often prime consideration when picking a device and quantifying their joint impact on HD allows a more precise judgment on the ability of a device to meet the *need for speed*. The curves that separate each colored region represent the value of HD2,3 indicated on the plot. Following a curve over the ranges of output swing and frequency show the conditions over which that value of HD2,3 occurs.

Note that the horizontal axis represents the base-10 logarithm of frequency in units of MHz. So on the horizontal axis the value of '2' represents 100 MHz, '1' represents 10 MHz and '0' represents 1 MHz, respectively. This strategy was chosen to provide spacing between curves that allowed the viewer to easily resolve the individual curves. Plotting frequency on a linear scale caused the curves to be crowded and difficult to distinguish. Unfortunately a semilog axis format was not possible because of the plotting function. The measured data in the plots

SLOS503B-SEPTEMBER 2006-REVISED JULY 2007

represent measurements of a THS4520 evaluation board in the default unity-gain configuration with $R_L = 200\Omega$. For more information on the circuit configuration, see the information on the THS4520 evaluation board later in this section.

The first two plots (Figure 67 and Figure 68) are for HD2 and HD3 respectively, with a power supply of ±2.5 V. The line labeled Large Signal BW in each of the two plots represents the measured large signal bandwidth over the range of output signal swing in the plot ($V_{out} = 1 V_{pp}$ to 8 V_{pp}). The BW lines fall in the shaded region that represents very poor distortion performance: HD2 > -45dBc or HD3 > -40dBc. The intent in plotting the bandwidth was to provide a realistic comparison between the reported large signal bandwidth and useful distortion performance. The areas between the plots are shaded to help illustrate the 10dB changes in HD2 or HD3 between the adjacent curves. The third and fourth plots (Figure 69andFigure 70) are the constant contours of HD2 and HD3 respectively for a power supply of ± 1.65 V.




Figure 67. Constant HD2 Contours vs Output Swing and log₁₀ (Frequency - MHz) V_s = 2.5 V, Gain = 1, R_L = 200 Ω




Figure 68. Constant HD3 Contours vs Output Swing and log₁₀ (Frequency - MHz) V_s = 2.5 V, Gain = 1, R_L = 200 Ω




Figure 69. Constant HD2 Contours vs Output Swing and log₁₀ (Frequency - MHz) V_{s} = 1.65 V, Gain = 1, RL = 200 Ω




Figure 70. Constant HD2 Contours vs Output Swing and log₁₀ (Frequency - MHz) V_s = 1.65 V, Gain = 1, R_L = 200 Ω

Layout Recommendations

It is recommended to follow the layout of the external components near the amplifier, ground plane construction, and power routing of the EVM as closely as possible. General guidelines are:

- 1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
- 2. The feedback path should be short and direct avoiding vias.
- Ground or power planes should be removed from directly under the amplifier's input and output pins.
- 4. An output resistor is recommended on each output, as near to the output pin as possible.
- 5. Two $10-\mu F$ and two $0.1-\mu F$ power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- Two 0.1-μF capacitors should be placed between the CM input pins and ground. This limits noise coupled into the pins. One each should be placed to ground near pin 4 and pin 9.
- It is recommended to split the ground pane on layer 2 (L2) as shown below and to use a solid ground on layer 3 (L3). A single-point connection should be used between each split section on L2 and L3.

- 8. A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This should be applied to the input gain resistors if termination is not used.
- 9. The THS4520 recommended PCB footprint is shown in Figure 71.




Figure 71. QFN Etch and Via Pattern

THS4520 EVM

Figure 72 is the THS4520 EVAL1 EVM schematic, layers 1 through 4 of the PCB are shown Figure 73, and Table 5 is the bill of material for the EVM as supplied from TI.




Figure 72. THS4520 EVAL1 EVM Schematic




Figure 73. THS4520 EVAL1 EVM Layer 1 through 4

ITEM	DESCRIPTION	SMD SIZE	REFERENCE DESIGNATOR	PCB QTY	MANUFACTURER'S PART NUMBER
1	CAP, 10.0 µF, Ceramic, X5R, 6.3V	0805	C3, C4, C5, C6	4	(AVX) 08056D106KAT2A
2	CAP, 0.1 µF, Ceramic, X5R, 10V	0402	C9, C10, C11, C12, C13, C14	6	(AVX) 0402ZD104KAT2A
3	CAP, 0.22 ΩF, Ceramic, X5R, 6.3V	0402	C15	1	(AVX) 04026D224KAT2A
4	OPEN	0402	C1, C2, C7, C8	4	
5	OPEN	0402	R9, R10	2	
6	Resistor, 49.9 Ω, 1/16W, 1%	0402	R12	1	(KOA) RK73H1ETTP49R9F
7	Resistor, 53.6 Ω, 1/16W, 1%	0402	R1, R2	2	(KOA) RK73H1ETTP53R6F
8	Resistor, 69.8 Ω, 1/16W, 1%	0402	R11	1	(KOA) RK73H1ETTP69R8F
9	Resistor, 86.6 Ω, 1/16W, 1%	0402	R7, R8	2	(KOA) RK73H1ETTP86R6F
10	Resistor, 487 Ω, 1/16W, 1%	0402	R3, R4	2	(KOA) RK73H1ETTP4870F
11	Resistor, 499 Ω, 1/16W, 1%	0402	R5, R6	2	(KOA) RK73H1ETTP4990F
12	Transformer, RF		T1	1	(MINI-CIRCUITS) ADT1-1WT
13	Jack, banana receptance, 0.25" diameter hole		J4, J5, J6	3	(HH SMITH) 101
14	OPEN		J1, J7, J8	3	
15	Connector, edge, SMA PCB Jack		J2, J3	2	(JOHNSON) 142-0701-801
16	Test point, Red		TP1, TP2, TP3	3	(KEYSTONE) 5000
17	IC, THS4520		U1	1	(TI) THS4520RGT
18	Standoff, 4-40 HEX, 0.625" length			4	(KEYSTONE) 1808
19	SCREW, PHILLIPS, 4-40, 0.250"			4	SHR-0440-016-SN
20	Printed circuit board			1	(TI) EDGE# 6481529

Table 5. THS4520 EVAL1 EVM Bill of Materials

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 3 V to 5 V and the output voltage range of 3 V to 5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85 = C. The EVM is designed to operate properly with certain components above 85 = C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
THS4520RGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4520
THS4520RGTR.B	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4520
THS4520RGTT	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4520
THS4520RGTT.B	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4520
THS4520RGTTG4	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4520

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All d	limensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	THS4520RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
	THS4520RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4520RGTR	VQFN	RGT	16	3000	353.0	353.0	32.0
THS4520RGTT	VQFN	RGT	16	250	213.0	191.0	35.0

GENERIC PACKAGE VIEW

VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGT0016A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
 Reference JEDEC registration MO-220




RGT0016A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGT0016A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated