


THS309x High-Voltage, Low-Distortion, Current-Feedback Operational Amplifiers

1 Features

- Low distortion:
 - 84-dBc HD2 at 10 MHz, $R_L = 1\text{ k}\Omega$
 - 99-dBc HD3 at 10 MHz, $R_L = 1\text{ k}\Omega$
- Low noise:
 - 15-pA/ $\sqrt{\text{Hz}}$ noninverting current noise
 - 14-pA/ $\sqrt{\text{Hz}}$ inverting current noise
 - 1.1-nV/ $\sqrt{\text{Hz}}$ voltage noise
- High slew rate: 6000 V/ μs ($G = 5$, $V_O = 20\text{ V}_{PP}$)
- Wide bandwidth: 305 MHz ($G = 2$, $R_L = 100\text{ }\Omega$)
- High output current drive: $\pm 310\text{ mA}$
- Wide supply range: $\pm 5\text{ V}$ to $\pm 16\text{ V}$
- Power-down feature: THS3095 only

2 Applications

- High-voltage arbitrary waveform generators
- Pin Driver
- Power-FET drivers
- Source measurement unit (SMU)
- High capacitive load piezo element drivers



HD2 and HD3 vs Frequency at $R_L = 100\text{ }\Omega$

3 Description

The THS3091 and THS3095 (THS309x) are high-voltage, low-distortion, high-speed, current-feedback amplifiers that operate over a wide supply range of $\pm 5\text{ V}$ to $\pm 16\text{ V}$. These devices are an excellent choice for applications that require large, linear output signals, such as pin drivers, power-FET drivers, and arbitrary waveform generators.

The THS3095 features a power-down pin ($\overline{\text{PD}}$) that puts the amplifier into a low-power standby mode, and lowers the quiescent current from 9.5 mA to 500 μA .


The wide, 32-V supply range, 6000-V/ μs slew-rate, and 310-mA output current drive make the THS309x an excellent choice for high-voltage arbitrary-waveform-driver applications. Moreover, with the ability to handle large voltage swings driving into low-resistance and high-capacitance loads while maintaining good settling time performance, these devices are an excellent choice for pin-driver and power-FET driver applications.

The THS309x are offered in an 8-pin SOIC (DDA) PowerPAD™ integrated circuit package. The THS3091 is also offered in an 8-pin HVSSOP (DGN) package.

Device Information⁽¹⁾⁽²⁾

PART NUMBER	$\overline{\text{PD}}$ PIN	PACKAGE
THS3091	No	DDA (SO PowerPAD, 8)
		DGN (HVSSOP, 8)
THS3095	Yes	DDA (SO PowerPAD, 8)

- For all available packages, see the orderable addendum at the end of the data sheet.
- For more information, see the [Device Comparison Table](#).



Typical Arbitrary Waveform Generator Output Drive Circuit



Table of Contents

1 Features	1	8.3 Feature Description.....	18
2 Applications	1	8.4 Device Functional Modes.....	20
3 Description	1	9 Application and Implementation	21
4 Revision History	2	9.1 Application Information.....	21
5 Device Comparison Table	4	9.2 Typical Application.....	21
6 Pin Configuration and Functions	4	9.3 Power Supply Recommendations.....	23
7 Specifications	5	9.4 Layout.....	24
7.1 Absolute Maximum Ratings.....	5	10 Device and Documentation Support	29
7.2 ESD Ratings.....	5	10.1 Device Support.....	29
7.3 Recommended Operating Conditions.....	5	10.2 Documentation Support.....	29
7.4 Thermal Information.....	5	10.3 Receiving Notification of Documentation Updates.....	29
7.5 Electrical Characteristics: $V_S = \pm 15\text{ V}$	6	10.4 Support Resources.....	29
7.6 Electrical Characteristics: $V_S = \pm 5\text{ V}$	8	10.5 Trademarks.....	29
7.7 Typical Characteristics: $\pm 15\text{ V}$	10	10.6 Electrostatic Discharge Caution.....	29
7.8 Typical Characteristics: $\pm 5\text{ V}$	16	10.7 Glossary.....	29
8 Detailed Description	18	11 Mechanical, Packaging, and Orderable Information	29
8.1 Overview.....	18		
8.2 Functional Block Diagram.....	18		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision J (February 2023) to Revision K (April 2023)	Page
• Changed THS3091 DGN package status from preview to production data (active) and added associated content.....	1
• Changed voltage step from 10 V to 20 V for slew rate parameter in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> table.....	6
• Added <i>Functional Block Diagram</i> section.....	18

Changes from Revision I (December 2022) to Revision J (February 2023)	Page
• Updated <i>Features</i> section.....	1
• Updated <i>Description</i> section.....	1
• Updated the <i>Device Comparison Table</i> section.....	4
• Removed D package information from the data sheet.....	4
• Removed continuous power dissipation specification from <i>Absolute Maximum Ratings</i> table	5
• Updated <i>ESD Ratings</i> table.....	5
• Updated <i>Thermal Information</i> table.....	5
• Changed <i>Electrical Characteristics THS3091</i> table to <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i>	6
• Updated small signal bandwidth, -3 dB specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Added small signal bandwidth, -3 dB specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables at $G=1$ for DGN package.....	6
• Removed slew rate (25% to 75% level) specifications from <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Added slew rate (10% to 90% level) specifications to <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables	6
• Updated rise and fall time specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated settling time specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated distortion specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6


• Updated input voltage noise specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated input current noise specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Removed differential gain and differential phase specifications from <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated transimpedance specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Removed specifications with $T_A = 0^\circ\text{C}$ to 70°C test conditions in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated max input voltage specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated max inverting input bias current specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated max input offset current drift specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated average offset voltage drift specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated average bias current drift specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated average offset current drift specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated common-mode rejection ratio specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated noninverting input resistance and capacitance specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated output current specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Removed specified operating voltage specifications from <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Updated power supply rejection specifications in <i>Electrical Characteristics: $V_S = \pm 15\text{ V}$</i> and <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i> tables.....	6
• Changed Electrical Characteristics THS3095 to <i>Electrical Characteristics: $V_S = \pm 5\text{ V}$</i>	8
• Removed <i>Dissipation Ratings</i> table.....	10
• Updated <i>Typical Characteristics ($\pm 15\text{ V}$)</i> section.....	10
• Updated <i>Typical Characteristics: ($\pm 5\text{ V}$)</i> section.....	16
• Updated <i>Feature Description</i> section.....	18
• Updated <i>Device Functional Modes</i> section.....	20
• Updated <i>Application and Implementation</i> section.....	21
• Updated <i>Typical Application</i> section.....	21
• Updated <i>Layout</i> section.....	24

Changes from Revision H (October 2015) to Revision I (December 2022)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added the <i>DGN</i> package information to the data sheet.....	1
• Added the <i>Device Comparison Table</i> section.....	4
• Updated <i>Thermal Information</i> table.....	5


5 Device Comparison Table

DEVICE	MAX SUPPLY, V_S (V)	SSBW, $A_V = 5$ (MHz)	MAXIMUM I_{CC} AT 25°C (mA)	INPUT NOISE V_n (nV/ $\sqrt{\text{Hz}}$)	SLEW RATE (V/ μs)	LINEAR OUTPUT CURRENT (mA)
THS3491	± 16	900	17.3	1.7	8000	± 420
THS3095	± 16	205	10.5	1.1	6000	± 310
OPA695	± 6	700 ($A_V = 4$)	13.3	1.8	4300	± 90
THS3001	± 16	350	7.5	1.6	6300	± 120
THS3115	± 15	100 ($A_V = 4$)	5.5	2.2	1550	± 270

6 Pin Configuration and Functions



**Figure 6-1. DGN or DDA Package,
8-Pin SOIC, HVSSOP or SO-PowerPAD
THS3091 (Top View)**



**Figure 6-2. DDA Package,
SO-PowerPAD
THS3095 (Top View)**

Table 6-1. Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.			
	THS3091	THS3095		
NC	1, 5, 8	5	—	No connection
PD	—	8	I	Amplifier power down Low = amplifier disabled High (default) = amplifier enabled
REF	—	1	I	Voltage reference input to set $\overline{\text{PD}}$ threshold level
V _{IN−}	2	2	I	Inverting input
V _{IN+}	3	3	I	Noninverting input
V _{OUT}	6	6	O	Output of amplifier
V _{S−}	4	4	P	Negative power supply
V _{S+}	7	7	P	Positive power supply

(1) I = input, O = output, POW = power, and NC = no internal connection

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage			33	V
V _I	Input voltage			±V _S	V
V _{ID}	Differential input voltage			±4	V
I _O	Output current			350	mA
T _J ⁽²⁾	Junction temperature	Maximum		150	°C
		Continuous operation, long-term reliability		125	
T _{stg}	Storage temperature		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature can result in reduced reliability, reduced lifetime of the device, or both.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _S	Supply voltage	Dual supply	±5	±15	±16	V
		Single supply	10	30	32	
T _A	Operating free-air temperature		–40		85	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		THS309x	THS3091	UNIT
		DDA (SO PowerPAD)	DGN (HVSSOP)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	58.4	60.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	72.0	87.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	32.6	32.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	13.2	7.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	32.5	32.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	17.1	17.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics: $V_S = \pm 15\text{ V}$

at $T_A \approx 25^\circ\text{C}$, $R_F = 1.21\text{ k}\Omega$, $R_L = 100\text{ }\Omega$, and $G = 2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERFORMANCE						
Small-signal bandwidth, −3 dB	G = 1, R _F = 1.78 kΩ, V _O = 200 mV _{PP}	DDA package	715		MHz	
		DGN package	600			
	G = 2, R _F = 1.21 kΩ, V _O = 200 mV _{PP}		305			
	G = 5, R _F = 1 kΩ, V _O = 200 mV _{PP}		205			
	G = 10, R _F = 866 Ω, V _O = 200 mV _{PP}		190			
0.1-dB bandwidth flatness	V _O = 200 mV _{PP}		95		MHz	
Large-signal bandwidth	G = 5, R _F = 1 kΩ , V _O = 4 V _{PP}		135		MHz	
Slew rate (10% to 90% level)	G = 2, V _O = 10-V step, R _F = 1.21 kΩ		3600		V/μs	
	G = 5, V _O = 20-V step, R _F = 1 kΩ		6000			
Rise and fall time	V _O = 5 V _{PP}		2		ns	
Settling time	G = −2, V _O = 2-V _{PP} step	to 0.1%	12.5		ns	
		to 0.01%	18.5			
HARMONIC DISTORTION						
2nd harmonic distortion	V _O = 2 V _{PP} , f = 10 MHz	R _L = 100Ω	72		dBc	
		R _L = 1 kΩ	84			
3rd harmonic distortion	V _O = 2 V _{PP} , f = 10 MHz	R _L = 100 Ω	70		dBc	
		R _L = 1 kΩ	99			
Input voltage noise	f > 10 kHz		1.1		nV/√Hz	
Noninverting input current noise	f > 10 kHz		15		pA/√Hz	
Inverting input current noise	f > 10 kHz		14		pA/√Hz	
DC PERFORMANCE						
Open-loop transimpedance	V _O = ±7.5 V, G = 1	T _A = 25°C	350	1800	kΩ	
		T _A = −40°C to +85°C	300			
Input offset voltage	V _{CM} = 0 V	T _A = 25°C	0.9		3	mV
		T _A = −40°C to +85°C			5	
Noninverting input bias current	V _{CM} = 0 V	T _A = 25°C	4		15	μA
		T _A = −40°C to +85°C			20	
Inverting input bias current	V _{CM} = 0 V	T _A = 25°C	3.5		15	μA
		T _A = −40°C to +85°C			25	
Input offset current	V _{CM} = 0 V	T _A = 25°C	1.7		20	μA
		T _A = −40°C to +85°C			30	
Average offset voltage drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±19		μV/°C	
Average noninverting bias current drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±20		nA/°C	
Average inverting bias current drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±80		nA/°C	
Average offset current drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±80		nA/°C	

7.5 Electrical Characteristics: $V_S = \pm 15\text{ V}$ (continued)

at $T_A \cong 25^\circ\text{C}$, $R_F = 1.21\text{ k}\Omega$, $R_L = 100\ \Omega$, and $G = 2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
Common-mode input range	T _A = 25°C		±13.3	±13.6		V
	T _A = −40°C to +85°C		±13			
Common-mode rejection ratio	V _{CM} = ±10 V	T _A = 25°C	62	78		dB
		T _A = −40°C to +85°C	59			
Noninverting input resistance				0.7		MΩ
Noninverting input capacitance				2.4		pF
Inverting input resistance				30		Ω
Inverting input capacitance				1.4		pF
OUTPUT CHARACTERISTICS						
Output voltage swing	R _L = 1 kΩ	T _A = 25°C	±12.8	±13.2		V
		T _A = −40°C to +85°C	±12.5			
	R _L = 100 Ω	T _A = 25°C	±12.1	±12.5		
		T _A = −40°C to +85°C	±11.8			
Output current	Sourcing, R _L = 40 Ω	T _A = 25°C	225	310		mA
		T _A = −40°C to +85°C	200			
	Sinking, R _L = 40 Ω	T _A = 25°C	200	310		
		T _A = −40°C to +85°C	175			
Output impedance	f = 1 MHz, closed loop			0.06		Ω
POWER SUPPLY						
Quiescent current	T _A = 25°C		8.5	9.5	10.5	mA
	T _A = −40°C to +85°C		8		11	
Power supply rejection	+PSRR	T _A = 25°C	70	85		dB
		T _A = −40°C to +85°C	65			
	−PSRR	T _A = 25°C	68	82		
		T _A = −40°C to +85°C	65			
POWER-DOWN CHARACTERISTICS (THS3095 ONLY)						
REF voltage range ⁽¹⁾			V _{S−}	V _{S+} − 4		V
Power-down voltage level ⁽¹⁾	Enable		PD ≥ REF +2			V
	Disable		PD ≤ REF +0.8			
Power-down quiescent current	PD = 0 V	T _A = 25°C		500	700	μA
		T _A = −40°C to +85°C			800	
PD bias current	PD = 0 V, REF = 0 V,	T _A = 25°C		11	15	μA
		T _A = −40°C to +85°C			20	
	PD = 3.3 V, REF = 0 V	T _A = 25°C		11	15	
		T _A = −40°C to +85°C			20	
Turn-on time delay	90% of final value			60		μs
Turn-off time delay	10% of final value			150		

(1) For detailed information on the behavior of the power-down circuit, see [Section 8.3.1](#).

7.6 Electrical Characteristics: $V_S = \pm 5\text{ V}$

at $T_A \approx 25^\circ\text{C}$, $R_F = 1.15\text{ k}\Omega$, $R_L = 100\text{ }\Omega$, and $G = 2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERFORMANCE						
Small-signal bandwidth, −3 dB	G = 1, R _F = 1.78 kΩ, V _O = 200 mV _{PP}	DDA package	485		MHz	
		DGN package	435			
	G = 2, R _F = 1.15 kΩ, V _O = 200 mV _{PP}		215			
	G = 5, R _F = 1 kΩ, V _O = 200 mV _{PP}		160			
	G = 10, R _F = 866 Ω, V _O = 200 mV _{PP}		160			
0.1-dB bandwidth flatness	V _O = 200 mV _{PP}		50		MHz	
Large-signal bandwidth	V _O = 4 V _{PP}		205		MHz	
Slew rate (10% to 90% level)	G = 2, V _O = 5-V step, R _F = 1.21 kΩ		1800		V/μs	
	G = 5, V _O = 5-V step, R _F = 1.21 kΩ		1700			
Rise and fall time	G = 2, V _O = 5-V step, R _F = 1.21 kΩ		2		ns	
Settling time	G = −2, V _O = 2-V _{PP} step	to 0.1%	12.5		ns	
		to 0.01%	26			
HARMONIC DISTORTION						
2nd harmonic distortion	V _O = 2 V _{PP} , f = 10 MHz	R _L = 100 Ω	74		dBc	
		R _L = 1 kΩ	76			
3rd harmonic distortion	V _O = 2 V _{PP} , f = 10 MHz	R _L = 100 Ω	70		dBc	
		R _L = 1 kΩ	75			
Input voltage noise	f > 10 kHz		1.1		nV/√Hz	
Noninverting input current noise	f > 10 kHz		15		pA/√Hz	
Inverting input current noise	f > 10 kHz		14		pA/√Hz	
DC PERFORMANCE						
Open-loop transimpedance	V _O = ±2.5 V, G = 1	T _A = 25°C	250	1500	kΩ	
		T _A = −40°C to +85°C	200			
Input offset voltage	V _{CM} = 0 V	T _A = 25°C	0.6		2	mV
		T _A = −40°C to +85°C			3.5	
Noninverting input bias current	V _{CM} = 0 V	T _A = 25°C	2		15	μA
		T _A = −40°C to +85°C			20	
Inverting input bias current	V _{CM} = 0 V	T _A = 25°C	5		15	μA
		T _A = −40°C to +85°C			25	μA
Input offset current	V _{CM} = 0 V	T _A = 25°C	1.5		10	μA
		T _A = −40°C to +85°C			20	
Average offset voltage drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±20		μV/°C	
Average noninverting bias current drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±20		nA/°C	
Average inverting bias current drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±95		nA/°C	
Average offset current drift	V _{CM} = 0 V, T _A = −40°C to +85°C		±90		nA/°C	

7.6 Electrical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

at $T_A \cong 25^\circ\text{C}$, $R_F = 1.15\text{ k}\Omega$, $R_L = 100\ \Omega$, and $G = 2$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
Common-mode input range	T _A = 25°C		±3.3	±3.6		V
	T _A = −40°C to +85°C		±3			
Common-mode rejection ratio	V _{CM} = ±2.0 V, V _O = 0 V	T _A = 25°C	60	66		dB
		T _A = −40°C to +85°C	57			
Noninverting input resistance			0.45			MΩ
Noninverting input capacitance			2.6			pF
Inverting input resistance			32			Ω
Inverting input capacitance			1.5			pF
OUTPUT CHARACTERISTICS						
Output voltage swing	R _L = 1 kΩ	T _A = 25°C	±3.1	±3.4		V
		T _A = −40°C to +85°C	±2.8			
Output voltage swing	R _L = 100 Ω	T _A = 25°C	±2.7	±3.1		
		T _A = −40°C to +85°C	±2.5			
Output current	Sourcing, R _L = 10 Ω	T _A = 25°C	140	250		mA
		T _A = −40°C to +85°C	120			
	Sinking, R _L = 10 Ω	T _A = 25°C	−140	−250		
		T _A = −40°C to +85°C	−120			
Output impedance	f = 1 MHz, closed loop		0.09			Ω
POWER SUPPLY						
Quiescent current	T _A = 25°C		7	8.2	9	mA
	T _A = −40°C to +85°C		6.5		9.5	
Power supply rejection	+PSRR	T _A = 25°C	68	81		dB
		T _A = −40°C to +85°C	63			
	−PSRR	T _A = 25°C	65	79		
		T _A = −40°C to +85°C	60			
POWER-DOWN CHARACTERISTICS (THS3095 ONLY)						
REF voltage range ⁽¹⁾			V _{S−}	V _{S+} − 4		V
Power-down voltage level ⁽¹⁾	Enable		PD ≥ REF+2			V
	Disable		PD ≤ REF+0.8			
Power-down quiescent current	PD = 0 V	T _A = 25°C	300		500	μA
		T _A = −40°C to +85°C			600	
PD bias current	PD = 0 V, REF = 0 V,	T _A = 25°C	11		15	μA
		T _A = −40°C to +85°C			20	
	PD = 3.3 V, REF = 0 V	T _A = 25°C	11		15	
		T _A = −40°C to +85°C			20	
Turn-on time delay	90% of final value		60			μs
Turn-off time delay	10% of final value		150			μs

(1) For detailed information on the behavior of the power-down circuit, see [Section 8.3.1](#).

7.7 Typical Characteristics: ± 15 V

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 15$ V, $R_F = 1.21$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-1. Noninverting Small-Signal Frequency Response




Figure 7-2. Noninverting Small-Signal Frequency Response




Figure 7-3. Inverting Small-Signal Frequency Response




Figure 7-4. 0.1-dB Gain Flatness Frequency Response




Figure 7-5. Noninverting Large-Signal Frequency Response




Figure 7-6. Inverting Large-Signal Frequency Response

7.7 Typical Characteristics: ± 15 V (continued)

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 15$ V, $R_F = 1.21$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-7. Capacitive Load Frequency Response




Figure 7-8. Recommended R_{ISO} vs Capacitive Load




Figure 7-9. Harmonic Distortion vs Frequency




Figure 7-10. Harmonic Distortion vs Frequency




Figure 7-11. Harmonic Distortion vs Output Voltage Swing




Figure 7-12. Harmonic Distortion vs Output Voltage Swing

7.7 Typical Characteristics: ± 15 V (continued)

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 15$ V, $R_F = 1.21$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-13. Slew Rate vs Output Voltage Step




Figure 7-14. Slew Rate vs Output Voltage Step




Figure 7-15. Slew Rate vs Output Voltage Step




Figure 7-16. Noise vs Frequency




Figure 7-17. Settling Time




Figure 7-18. Settling Time

7.7 Typical Characteristics: ± 15 V (continued)

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 15$ V, $R_F = 1.21$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-19. Quiescent Current vs Supply Voltage




Figure 7-20. Output Voltage vs Load Resistance




Figure 7-21. Input Bias and Offset Current vs Case Temperature




Figure 7-22. Input Offset Voltage vs Case Temperature




Figure 7-23. Transimpedance vs Frequency




Figure 7-24. Rejection Ratio vs Frequency

7.7 Typical Characteristics: ± 15 V (continued)

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 15$ V, $R_F = 1.21$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-25. Noninverting Small-Signal Transient Response




Figure 7-26. Inverting Large-Signal Transient Response




Figure 7-27. Inverting Large-Signal Transient Response




Figure 7-28. Output Overdrive Recovery Time




Figure 7-29. Closed-Loop Output Impedance vs Frequency




Figure 7-30. Power-Down Quiescent Current vs Supply Voltage

7.7 Typical Characteristics: ± 15 V (continued)

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 15$ V, $R_F = 1.21$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-31. Turnon and Turnoff Time Delay

7.8 Typical Characteristics: ± 5 V

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 5$ V, $R_F = 1.15$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-32. Noninverting Small-Signal Frequency Response




Figure 7-33. 0.1-dB Gain Flatness Frequency Response




Figure 7-34. Noninverting Large-Signal Frequency Response




Figure 7-35. Settling Time




Figure 7-36. Harmonic Distortion vs Frequency




Figure 7-37. Harmonic Distortion vs Output Voltage Swing

7.8 Typical Characteristics: ± 5 V (continued)

at $T_A \approx 25^\circ\text{C}$, $V_S = \pm 5$ V, $R_F = 1.15$ k Ω , $G = +2$ V/V, and $R_L = 100$ Ω (unless otherwise noted)




Figure 7-38. Slew Rate vs Output Voltage Step




Figure 7-39. Output Voltage vs Load Resistance




Figure 7-40. Input Bias and Offset Current vs Case Temperature


8 Detailed Description

8.1 Overview

The THS3091 and THS3095 (THS309x) are high-voltage, low-distortion, high-speed, current feedback amplifiers. The THS309x are designed to operate over a wide supply range of ± 5 V to ± 16 V for applications requiring large, linear output swings, such as arbitrary waveform generators.

The THS3095 also features a power-down pin that puts the amplifier into a low-power standby mode, and lowers the quiescent current from 9.5 mA to 500 μ A.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power-Down and Reference Pins Functionality

The THS3095 features a power-down pin ($\overline{PD}$) designed to reduce system power that lowers the quiescent current from 9.5 mA down to 500 μ A. The THS3095 also features a reference pin (REF) that allows the user to control the enable or disable power-down voltage levels applied to the $\overline{PD}$ pin.

The power-down pin of the amplifier defaults to the positive supply voltage in the absence of an applied voltage, putting the amplifier in the power-on mode of operation. Driving the power-down pin towards the negative rail will turn off the amplifier and conserve power. The following equations show the relationship between the reference voltage and the power-down thresholds:

$$\overline{PD} \leq REF + 0.8 V \text{ for disable} \quad (1)$$

$$\overline{PD} \leq REF + 2.0 V \text{ for enable} \quad (2)$$

where the usable range at the REF pin is:

$$V_{S-} \leq V_{REF} \leq (V_{S+} - 4 V) \quad (3)$$

The recommended mode of operation is to tie the REF pin to midrail, thus setting the disable or enable thresholds to the following equations:

$$V_{midrail} + 0.8 V \quad (4)$$

$$V_{midrail} + 2 V \quad (5)$$

Power-Down mode is not intended to provide a high-impedance output. In other words, the power-down functionality is not intended to allow use as a tri-state bus driver. When in Power-Down mode, the impedance at the output of the amplifier is dominated by the feedback and gain-setting resistors, but the output impedance of the device varies depending on the voltage applied to the outputs.

Figure 8-1 shows the total system output impedance, which includes the amplifier output impedance in parallel with the feedback plus gain resistors, and cumulates to 2416 Ω . Figure 8-2 shows this circuit configuration for reference.




Figure 8-1. Power-Down Output Impedance vs Frequency

As with most current feedback amplifiers, the internal architecture places some limitations on the system when in Power-Down mode. Most notably is the fact that the amplifier actually turns on if there is a ± 0.7 V or greater difference between the two input nodes (V_{IN+} and V_{IN-}) of the amplifier. If this difference exceeds ± 0.7 V, then the output of the amplifier creates an output voltage equal to approximately $[(V_{IN+} - V_{IN-}) - 0.7 \text{ V}] \times \text{Gain}$. This also implies that if a voltage is applied to the output while in Power-Down mode, the V_- node voltage is equal to $V_{O(\text{applied})} \times R_G / (R_F + R_G)$. For low-gain configurations and a large applied voltage at the output, the amplifier can actually turn on due to the aforementioned behavior.

The time delays associated with turning the device on and off are specified as the time required for the amplifier to reach either 10% or 90% of the final output voltage. The time delays are in the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

8.4 Device Functional Modes

8.4.1 Wideband, Noninverting Operation

The THS309x are unity gain stable 715-MHz current-feedback operational amplifiers designed to operate from a $\pm 5\text{-V}$ to $\pm 15\text{-V}$ power supply. Figure 8-2 shows the THS3091 in a noninverting gain of 2-V/V configuration typically used to generate the performance curves. Most of the curves were characterized using signal sources with a 50- Ω source impedance, and with measurement equipment presenting a 50- Ω load impedance.




Figure 8-2. Wideband, Noninverting Gain Configuration

Current-feedback amplifiers are highly dependent on feedback resistor R_F for maximum performance and stability. Table 8-1 shows the optimal gain-setting resistors R_F and R_G at different gains to give maximum bandwidth with minimal peaking in the frequency response. Higher bandwidths can be achieved (at the expense of added peaking in the frequency response) by using even lower values for R_F . Conversely, increasing R_F decreases the bandwidth, but improves stability.

Table 8-1. Recommended Resistor Values for Optimum Frequency Response

THS3091 AND THS3095 R_F AND R_G VALUES FOR MINIMAL PEAKING WITH $R_L = 100\ \Omega$			
GAIN (V/V)	SUPPLY VOLTAGE (V)	$R_G\ (\Omega)$	$R_F\ (\Omega)$
1	± 5 and ± 15	—	1.78 k
2	± 5	1.15 k	1.15 k
	± 15	1.21 k	1.21 k
5	± 5 and ± 15	249	1 k
10	± 5 and ± 15	95.3	866
-1	± 5 and ± 15	1.05 k	1.05 k
-2	± 5 and ± 15	499	1 k
-5	± 5 and ± 15	182	909
-10	± 5 and ± 15	86.6	866

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

The fundamental concept of load sharing is to drive a load using two or more of the same operational amplifiers. Each amplifier is driven by the same source. [Figure 9-1](#) illustrates the schematic for this design. This concept effectively reduces the current load of each amplifier by $1/N$, where N is the number of amplifiers. For further details on the design and performance of this circuit, see the [Reference Design for Implementation of the Load Sharing Concept for Large-Signal Applications](#).




Figure 9-1. Reference THS3091 and THS3091 Load Sharing Test Configurations

9.2.1 Design Requirements

Use two THS3091 amplifiers in a parallel load-sharing circuit to improve distortion performance.

Table 9-1. Design Parameters

DESIGN PARAMETER	VALUE
V_{OPP}	20 V
R_{LOAD}	100 Ω

9.2.2 Detailed Design Procedure

In addition to providing higher output current drive to the load, the load sharing configuration can also provide improved distortion performance. In many cases, an operational amplifier shows better distortion performance as the load current decreases (that is, for higher resistive loads) until the feedback resistor starts to dominate the current load. In a load sharing configuration of N amplifiers in parallel, the equivalent current load that each amplifier drives is 1/N times the total load current.

As shown in [Figure 9-1](#) for example, in a two-amplifier load sharing configuration with matching resistance driving a resistive load (R_L), each series resistance is $2 \times R_L$ and each amplifier drives $2 \times R_L$. A convenient indicator of whether an op amp will function well in a load sharing configuration is the characteristic performance graph of harmonic distortion versus load resistance. [Figure 7-9](#) and [Figure 7-10](#) show more information. Such graphs can be found in most of TI's high-speed amplifier data sheets. These graphs can be used to obtain a general sense of whether or not an amplifier will show improved distortion performance in load sharing configurations.

[Figure 9-1](#) shows two test circuits: one for a single THS3091 amplifier driving a double-terminated (50- Ω cable), and one with two THS3091 amplifiers in a load sharing configuration. In the load sharing configuration, the two 100- Ω series output resistors act in parallel to provide 50- Ω back-matching to the 50- Ω cable.

[Figure 9-2](#) and [Figure 9-3](#) show the 32-MHz, 18-VPP sine wave output amplitudes for the single THS3091 configuration and the load sharing configuration, respectively, measured using an oscilloscope. An ideal sine wave is also included as a visual reference (the dashed red line). [Figure 9-2](#) shows visible distortion in the single THS3091 output. In the load sharing configuration of [Figure 9-3](#), however, no obvious degradation is visible.

[Figure 9-4](#) and [Figure 9-5](#) show the 64-MHz sine wave outputs of the two configurations from [Figure 9-1](#). While the single THS3091 output is clearly distorted in [Figure 9-4](#), the output of the load sharing configuration in [Figure 9-5](#) shows only minor deviations from the ideal sine wave.

9.2.3 Application Curves




Figure 9-2. 32-MHz Sine Wave Output (Gain = 5 V/V, Signal Amplitude Referred to Amplifier Output), Single THS3091 Circuit Configuration




Figure 9-3. 32-MHz Sine Wave Output (Gain = 5 V/V, Signal Amplitude Referred to Amplifier Output), Two THS3091 Amplifiers in Load Sharing Configuration




Figure 9-4. 64-MHz Sine Wave Output (Gain = 5 V/V, Signal Amplitude Referred to Amplifier Output), Single THS3091 Circuit Configuration




Figure 9-5. 64-MHz Sine Wave Output (Gain = 5 V/V, Signal Amplitude Referred to Amplifier Output), Two THS3091 Amplifiers in Load Sharing Configuration

9.3 Power Supply Recommendations

The THS3091 operates using a single or dual supply as long as the input CM voltage range (CMIR) has the required headroom to either supply rail. Operating from a single supply has numerous advantages. With the negative supply at ground, the dc errors due to the $-PSRR$ term are minimized. Decouple the supplies with low-inductance, ceramic capacitors to ground less than 0.5 inches from the device pins. The use of a ground plane is recommended; as in most high-speed devices, remove the ground plane near device sensitive pins such as the inputs. For split-supply operation, an optional supply decoupling capacitor across the two power supplies improves second harmonic distortion performance.

9.4 Layout

9.4.1 Layout Guidelines

To optimize performance with a high-frequency amplifier, such as the THS309x, pay careful attention to board layout parasitic and external component types.

Recommendations to optimize performance include the following:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and input pins can cause instability. To reduce unwanted capacitance, open a window around the signal I/O pins in all of the ground and power planes around those pins. Otherwise, keep ground and power planes unbroken elsewhere on the board.
- Minimize the distance [< 0.25 inch (6.35 mm)] from the power supply pins to the high-frequency 0.1- μ F and 100-pF decoupling capacitors. At the device pins, keep the ground and power plane layout away from the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Always decouple the power-supply connections with these capacitors. Use larger (6.8 μ F or more) tantalum decoupling capacitors, effective at lower frequency, on the main supply pins. The decoupling capacitors can be placed somewhat farther from the device, and can be shared among several devices in the same area of the printed circuit board (PCB).
- Connections to other wideband devices on the board can be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Use relatively wide traces [0.05 inch (1.3 mm) to 0.1 inch (2.54 mm)], preferably with ground and power planes opened up around the traces. Estimate the total capacitive load and determine if isolation resistors on the outputs are necessary. Low-parasitic capacitive loads (< 4 pF) may not need an R_{ISO} because the THS309x are nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R_{ISO} are allowed as the signal gain increases (increasing the unloaded phase margin).

9.4.1.1 PowerPAD Design Considerations

The THS309x are available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe on which the die is mounted [see [Figure 9-6\(a\)](#) and [Figure 9-6\(b\)](#)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see [Figure 9-6\(c\)](#)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that devices such as the THS309x have no electrical connection between the PowerPAD and the die.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the awkward mechanical methods of heatsinking.




Figure 9-6. Views of Thermal Enhanced Package

Although there are many ways to properly heatsink the PowerPAD package, the following section lists the recommended steps.

9.4.1.1.1 PowerPAD Layout Considerations

1. Figure 9-7 shows a PCB with a top-side etch pattern. Place an etch for the leads as well as etch for the thermal pad.
2. Place 13 holes in the area of the thermal pad. The recommended holes size is 0.01 inch (0.254 mm) in diameter. Keep the holes small so that solder wicking through the holes is not a problem during reflow.
3. Additional vias can be placed anywhere along the thermal plane outside of the thermal pad area. These additional vias help dissipate the heat generated by the THS309x device. The additional vias can be larger than the 0.01-inch (0.254 mm) diameter vias directly under the thermal pad. The additional vias can be larger because these vias are not in the thermal pad area to be soldered so that wicking is not a problem.
4. Connect all holes to the internal ground plane. The PowerPAD is electrically isolated from the silicon and all leads. Therefore, connecting the PowerPAD to any potential voltage, such as V_{S-} , is acceptable because there is no electrical connection to the silicon.
5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance that is useful for slowing the heat transfer during soldering operations. This high thermal resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, connect the holes under the THS309x PowerPAD package connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
6. On the top-side solder mask, leave the terminals of the package and the thermal pad area with the 13 holes exposed. On the bottom-side solder mask, cover the 13 holes of the thermal pad area. This guideline prevents solder from being pulled away from the thermal pad area during the reflow process.
7. Apply solder paste to the exposed thermal pad area and all of the device pins.
8. With these preparatory steps in place, the device is simply placed in position and run through the solder reflow operation as with any standard surface-mount component. This process results in a device that is properly installed.




Figure 9-7. DDA PowerPAD PCB Etch and Via Pattern

9.4.1.2 Power Dissipation and Thermal Considerations

The THS309x incorporates automatic thermal shutoff protection. This protection circuitry shuts down the amplifier if the junction temperature exceeds approximately 160°C. When the junction temperature reduces to approximately 140°C, the amplifier turns on again. But, for maximum performance and reliability, the designer must ensure that the design does not exceed a junction temperature of 125°C. Between 125°C and 150°C, damage does not occur, but the performance of the amplifier begins to degrade and long-term reliability suffers. The thermal characteristics of the device are dictated by the package and the PCB. Maximum power dissipation for a given package is calculated using the following equation:

$$P_{Dmax} = \frac{T_{max} - T_A}{\theta_{JA}} \quad (6)$$

Where:

- P_{Dmax} is the maximum power dissipation in the amplifier (W).
- T_{max} is the absolute maximum junction temperature (°C)
- T_A is the ambient temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W)
- θ_{CA} is the thermal coefficient from the case to ambient air (°C/W)

For systems where heat dissipation is more critical, the THS3091 and THS3095 are offered in an 8-pin SOIC (DDA) with PowerPAD package. The thermal coefficient for the PowerPAD packages are substantially improved over the traditional SOIC. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the [PowerPAD™ Thermally Enhanced Package application note](#). If the PowerPAD is not soldered to the PCB, then the thermal impedance increases substantially, which can cause serious heat and performance issues. Be sure to always solder the PowerPAD to the PCB to optimize performance.

When determining whether or not the device satisfies the maximum power-dissipation requirement, consider not only quiescent power dissipation, but also dynamic power dissipation. Often times, dynamic power dissipation is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.

9.4.2 Layout Example




Figure 9-8. Layout Recommendation




Figure 9-9. THS3091 EVM Circuit Configuration




Figure 9-10. THS3091 EVM Board Layout (Top Layer)




Figure 9-11. THS3091 EVM Board Layout (Second and Third Layers)




Figure 9-12. THS3091 EVM Board Layout (Bottom Layer)

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

- [TIDA-00684: High-Bandwidth Arbitrary Waveform Generator Reference Design: DC or AC coupled, High-Voltage output](#)
- [TIDA-00075: Wide-Bandwidth and High-Voltage Arbitrary Waveform Generator Front End](#)
- [TIDA-00023: Reference Design for Implementation of the Load Sharing Concept for Large-Signal Applications](#)

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [PowerPAD™ Made Easy](#) application brief
- Texas Instruments, [PowerPAD™ Thermally Enhanced Package](#) technical brief
- Texas Instruments, [Voltage Feedback vs Current Feedback Amplifiers](#) application note
- Texas Instruments, [Current Feedback Analysis and Compensation](#) application note
- Texas Instruments, [Current Feedback Amplifiers: Review, Stability, and Application](#) application note
- Texas Instruments, [Effect of Parasitic Capacitance in Op Amp Circuits](#) application note
- Texas Instruments, [Expanding the Usability of Current-Feedback Amplifiers](#) analog journal

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.5 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
THS3091D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3091
THS3091D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3091
THS3091DDA	Obsolete	Production	SO PowerPAD (DDA) 8	-	-	Call TI	Call TI	-40 to 85	3091
THS3091DDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3091
THS3091DDAR.B	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3091
THS3091DDARG4	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3091
THS3091DDARG4.B	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3091
THS3091DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3091
THS3091DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3091
THS3091IDGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3091
THS3091IDGNR.B	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3091
THS3095D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3095
THS3095D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3095
THS3095DDA	Obsolete	Production	SO PowerPAD (DDA) 8	-	-	Call TI	Call TI	-40 to 85	3095
THS3095DDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3095
THS3095DDAR.B	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	3095

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3091DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3091IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3091DR	SOIC	D	8	2500	350.0	350.0	43.0
THS3091IDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
THS3091D	D	SOIC	8	75	505.46	6.76	3810	4
THS3091D.A	D	SOIC	8	75	505.46	6.76	3810	4
THS3095D	D	SOIC	8	75	505.46	6.76	3810	4
THS3095D.A	D	SOIC	8	75	505.46	6.76	3810	4

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B


DGN0008H



PACKAGE OUTLINE

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4229130/B 05/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4229130/B 05/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.91 X 2.01
0.125	1.71 X 1.80 (SHOWN)
0.15	1.56 X 1.64
0.175	1.45 X 1.52

4229130/B 05/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PowerPAD™ SOIC - 1.7 mm max height

Technical drawing of a microelectronic package showing top, side, and detail views with dimensions and callouts.

Top View:

- Overall width: 6.2 TYP, 5.8
- Overall height: 5.0, 4.8, NOTE 3
- Pin 1 ID Area (hatched)
- Pin 1 location: 1
- Pin 2 location: 8
- Pin 3 location: 2X 3.81
- Pin 4 location: 4
- Pin 5 location: 5
- Pin 6 location: 6X 1.27
- Pin 7 location: 8X 0.51, 0.31
- Pin 8 location: 8
- Pin 9 location: 9
- Pin 10 location: 10
- Pin 11 location: 11
- Pin 12 location: 12
- Pin 13 location: 13
- Pin 14 location: 14
- Pin 15 location: 15
- Pin 16 location: 16
- Pin 17 location: 17
- Pin 18 location: 18
- Pin 19 location: 19
- Pin 20 location: 20
- Pin 21 location: 21
- Pin 22 location: 22
- Pin 23 location: 23
- Pin 24 location: 24
- Pin 25 location: 25
- Pin 26 location: 26
- Pin 27 location: 27
- Pin 28 location: 28
- Pin 29 location: 29
- Pin 30 location: 30
- Pin 31 location: 31
- Pin 32 location: 32
- Pin 33 location: 33
- Pin 34 location: 34
- Pin 35 location: 35
- Pin 36 location: 36
- Pin 37 location: 37
- Pin 38 location: 38
- Pin 39 location: 39
- Pin 40 location: 40
- Pin 41 location: 41
- Pin 42 location: 42
- Pin 43 location: 43
- Pin 44 location: 44
- Pin 45 location: 45
- Pin 46 location: 46
- Pin 47 location: 47
- Pin 48 location: 48
- Pin 49 location: 49
- Pin 50 location: 50
- Pin 51 location: 51
- Pin 52 location: 52
- Pin 53 location: 53
- Pin 54 location: 54
- Pin 55 location: 55
- Pin 56 location: 56
- Pin 57 location: 57
- Pin 58 location: 58
- Pin 59 location: 59
- Pin 60 location: 60
- Pin 61 location: 61
- Pin 62 location: 62
- Pin 63 location: 63
- Pin 64 location: 64
- Pin 65 location: 65
- Pin 66 location: 66
- Pin 67 location: 67
- Pin 68 location: 68
- Pin 69 location: 69
- Pin 70 location: 70
- Pin 71 location: 71
- Pin 72 location: 72
- Pin 73 location: 73
- Pin 74 location: 74
- Pin 75 location: 75
- Pin 76 location: 76
- Pin 77 location: 77
- Pin 78 location: 78
- Pin 79 location: 79
- Pin 80 location: 80
- Pin 81 location: 81
- Pin 82 location: 82
- Pin 83 location: 83
- Pin 84 location: 84
- Pin 85 location: 85
- Pin 86 location: 86
- Pin 87 location: 87
- Pin 88 location: 88
- Pin 89 location: 89
- Pin 90 location: 90
- Pin 91 location: 91
- Pin 92 location: 92
- Pin 93 location: 93
- Pin 94 location: 94
- Pin 95 location: 95
- Pin 96 location: 96
- Pin 97 location: 97
- Pin 98 location: 98
- Pin 99 location: 99
- Pin 100 location: 100
- Pin 101 location: 101
- Pin 102 location: 102
- Pin 103 location: 103
- Pin 104 location: 104
- Pin 105 location: 105
- Pin 106 location: 106
- Pin 107 location: 107
- Pin 108 location: 108
- Pin 109 location: 109
- Pin 110 location: 110
- Pin 111 location: 111
- Pin 112 location: 112
- Pin 113 location: 113
- Pin 114 location: 114
- Pin 115 location: 115
- Pin 116 location: 116
- Pin 117 location: 117
- Pin 118 location: 118
- Pin 119 location: 119
- Pin 120 location: 120
- Pin 121 location: 121
- Pin 122 location: 122
- Pin 123 location: 123
- Pin 124 location: 124
- Pin 125 location: 125
- Pin 126 location: 126
- Pin 127 location: 127
- Pin 128 location: 128
- Pin 129 location: 129
- Pin 130 location: 130
- Pin 131 location: 131
- Pin 132 location: 132
- Pin 133 location: 133
- Pin 134 location: 134
- Pin 135 location: 135
- Pin 136 location: 136
- Pin 137 location: 137
- Pin 138 location: 138
- Pin 139 location: 139
- Pin 140 location: 140
- Pin 141 location: 141
- Pin 142 location: 142
- Pin 143 location: 143
- Pin 144 location: 144
- Pin 145 location: 145
- Pin 146 location: 146
- Pin 147 location: 147
- Pin 148 location: 148
- Pin 149 location: 149
- Pin 150 location: 150
- Pin 151 location: 151
- Pin 152 location: 152
- Pin 153 location: 153
- Pin 154 location: 154
- Pin 155 location: 155
- Pin 156 location: 156
- Pin 157 location: 157
- Pin 158 location: 158
- Pin 159 location: 159
- Pin 160 location: 160
- Pin 161 location: 161
- Pin 162 location: 162
- Pin 163 location: 163
- Pin 164 location: 164
- Pin 165 location: 165
- Pin 166 location: 166
- Pin 167 location: 167
- Pin 168 location: 168
- Pin 169 location: 169
- Pin 170 location: 170
- Pin 171 location: 171
- Pin 172 location: 172
- Pin 173 location: 173
- Pin 174 location: 174
- Pin 175 location: 175
- Pin 176 location: 176
- Pin 177 location: 177
- Pin 178 location: 178
- Pin 179 location: 179
- Pin 180 location: 180
- Pin 181 location: 181
- Pin 182 location: 182
- Pin 183 location: 183
- Pin 184 location: 184
- Pin 185 location: 185
- Pin 186 location: 186
- Pin 187 location: 187
- Pin 188 location: 188
- Pin 189 location: 189
- Pin 190 location: 190
- Pin 191 location: 191
- Pin 192 location: 192
- Pin 193 location: 193
- Pin 194 location: 194
- Pin 195 location: 195
- Pin 196 location: 196
- Pin 197 location: 197
- Pin 198 location: 198
- Pin 199 location: 199
- Pin 200 location: 200
- Pin 201 location: 201
- Pin 202 location: 202
- Pin 203 location: 203
- Pin 204 location: 204
- Pin 205 location: 205
- Pin 206 location: 206
- Pin 207 location: 207
- Pin 208 location: 208
- Pin 209 location: 209
- Pin 210 location: 210
- Pin 211 location: 211
- Pin 212 location: 212
- Pin 213 location: 213
- Pin 214 location: 214
- Pin 215 location: 215
- Pin 216 location: 216
- Pin 217 location: 217
- Pin 218 location: 218
- Pin 219 location: 219
- Pin 220 location: 220
- Pin 221 location: 221
- Pin 222 location: 222
- Pin 223 location: 223
- Pin 224 location: 224
- Pin 225 location: 225
- Pin 226 location: 226
- Pin 227 location: 227
- Pin 228 location: 228
- Pin 229 location: 229
- Pin 230 location: 230
- Pin 231 location: 231
- Pin 232 location: 232
- Pin 233 location: 233
- Pin 234 location: 234
- Pin 235 location: 235
- Pin 236 location: 236
- Pin 237 location: 237
- Pin 238 location: 238
- Pin 239 location: 239
- Pin 240 location: 240
- Pin 241 location: 241
- Pin 242 location: 242
- Pin 243 location: 243
- Pin 244 location: 244
- Pin 245 location: 245


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/B 09/2025

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE




SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87

4214849/B 09/2025

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated