







TCAN104xAV-Q1 Automotive Dual CAN FD Transceiver with 1.8-V I/O Support and Standby Mode

1 Features

- AEC-Q100 (Grade 1): Qualified for automotive applications
- Two high-speed CAN transceivers with independent mode control
- Meets the requirements of ISO 11898-2:2016 physical layer standard
- Functional Safety-Capable
 - Documentation available to aid in functional safety system design
- Support of classical CAN and optimized CAN FD performance at 2, 5, and 8 Mbps
 - Short and symmetrical propagation delays for enhanced timing margin
- I/O voltage range supports 1.7 V to 5.5 V
- Support for 12-V and 24-V battery applications
- Receiver common-mode input voltage: ±12 V
- Protection features:
 - Bus fault protection: ±58 V
 - Undervoltage protection
 - TXD-dominant time-out (DTO)
 - Data rates down to 9.2 kbps
 - Thermal-shutdown protection (TSD)
- Operating modes:
 - Normal mode
 - Low power standby mode supporting remote wake-up request
- Optimized behavior when unpowered
 - Bus and logic pins are high impedance (no load to operating bus or application)
 - Hot-plug capable: power-up and power-down glitch-free operation on bus and RXD output
- Junction temperatures from: –40°C to 150°C
- Available in space-saving SOT-23, SOIC (14) and leadless VSON (14) packages (4.5 mm x 3.0 mm) with improved automated optical inspection (AOI) capability

2 Applications

- Automotive and Transportation
 - Body control modules
 - Automotive gateway
 - Advanced driver assistance system (ADAS)
 - Infotainment

3 Description

The TCAN1046AV-Q1 and TCAN1048AV-Q1 (TCAN104xAV-Q1) are dual, high-speed controller area network (CAN) transceivers that meet the physical layer requirements of the ISO 11898-2:2016 high-speed CAN specification.


The TCAN104xAV-Q1 transceivers support both classical CAN and CAN FD networks up to 8 megabits per second (Mbps). The device includes internal logic level translation via the V_{IO} terminal to allow for interfacing the transceiver I/O's directly to 1.8-V, 2.5-V, 3.3-V, or 5-V logic levels.

The two CAN channels support independent mode control through the standby pins. Therefore, each transceiver can be placed into a low-power state, standby mode, without impacting the state of the other CAN channel. While in standby mode, the device supports remote wake-up pattern via the CAN bus which is compliant to the ISO 11898-2:2016 defined wake-up pattern (WUP).

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
	VSON (14)	4.50 mm x 3.00 mm		
TCAN1046AV-Q1	SOIC (14)	8.65 mm x 3.91 mm		
	SOT-23 (14)	4.20 mm × 2 mm		
TCAN1048AV-Q1	VSON (14)	4.50 mm x 3.00 mm		
TCAN 1046AV-Q1	SOIC (14)	8.95 mm x 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematics



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Description Continued	3
6 Device Comparison	3
7 Pin Configuration and Functions	
8 Specifications	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	
8.3 ESD Ratings — IEC Specifications	6
8.4 Recommended Operating Conditions	7
8.5 Thermal Characteristics	7
8.6 Supply Characteristics	8
8.7 Dissipation Ratings	9
8.8 Electrical Characteristics1	0
8.9 Switching Characteristics1	2
8.10 Typical Characteristics1	
9 Parameter Measurement Information1	5
10 Detailed Description1	8

10.1 Overview	. 18
10.2 Functional Block Diagram	
10.3 Feature Description	
10.4 Device Functional Modes	
11 Application and Implementation	
11.1 Application Information	
11.2 Typical Application	
11.3 System Examples	
12 Power Supply Recommendations	
13 Layout	
13.1 Layout Guidelines	
13.2 Layout Example	
14 Device and Documentation Support	
14.1 Receiving Notification of Documentation Updates.	
14.2 Support Resources	
14.3 Trademarks	.31
14.4 Electrostatic Discharge Caution	
14.5 Glossary	
15 Mechanical, Packaging, and Orderable	
Information	. 31

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Revision * (July 2021) to Revision A (December 2021) Page • Changed the document status from: Advanced Information to: Production data Page			
•	Changed the document status from: Advanced Information to: Production data	1		



Mode

Active-low

5 Description Continued

The transceivers also include many protection and diagnostic features including thermal-shutdown (TSD), TXDdominant time-out (DTO), supply undervoltage detection, and bus fault protection up to ±58 V. The devices have defined failsafe behavior in supply undervoltage or floating pin scenarios.

6 Device Comparison

TCAN1048AV-Q1

Part Number	Bus Fault Protection on both CAN Channels	Low Voltage I/O Logic Support	Standby (STB) Pin Mod	
TCAN1046AV-Q1	±58 V	Yes	Active-high	

±58 V

Table 6-1. Device Comparison Table

Yes



7 Pin Configuration and Functions






Figure 7-1. D Package, 14 Pin SOIC, Top View








Table 7-1. Pin Functions

Pins Name No.		Turne	Description	
		Туре	Description	
TXD1	1	Digital Input	CAN transmit data input channel 1; integrated pull-up	
GND1	2	GND	Ground connection	
V _{CC}	3	Supply	5-V supply voltage	
RXD1	4	Digital Output	CAN receive data output channel 1; tri-state when $V_{IO} < UV_{VIO}$	
GND2	5	GND	Ground connection	
TXD2	6	Digital Input	CAN transmit data input channel 2; integrated pull-up	
RXD2	7	Digital Output	CAN receive data output channel 2; tri-state when $V_{IO} < UV_{VIO}$	
STB2			Standby input of channel 2 for mode control; integrated pull-up (TCAN1046AV–Q1)	
nSTB2 8 Digital Input		Digital Input	Standby input of channel 2 for mode control; inverse logic with integrated pull-down (TCAN1048AV–Q1)	
CANL2	9	Bus IO	Low-level CAN bus channel 2 input/output line	
CANH2	10	Bus IO	High-level CAN bus channel 2 input/output line	
V _{IO}	11	Supply	I/O supply voltage	
CANL1	12	Bus IO	Low-level CAN bus channel 1 input/output line	



Table 7-1. Pin Functions (continued)

Pins		Tuno	Description		
Name	No.	Туре	Description		
CANH1 13		Bus IO	High-level CAN bus channel 1 input/output line		
STB1			Standby input of channel 1 for mode control; integrated pull-up (TCAN1046AV–Q1)		
nSTB1	14 Digita	Digital Input	Standby input of channel 1 for mode control; inverse logic with integrated pull-down (TCAN1048AV–Q1)		
Thermal Pad (VSON only)		_	Connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief		



8 Specifications

8.1 Absolute Maximum Ratings

(1) (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V _{IO}	Supply voltage I/O level shifter	-0.3	6	V
V _{BUS}	CAN Bus I/O voltage CANH1, CANL1, CANH2, CANL2	-58	58	V
V _{DIFF}	Max differential voltage between CANHx and CANLx	-45	45	V
V _{Logic_Input}	Logic input terminal voltage	-0.3	6	V
V _{RXDx}	RXDx output terminal voltage range	-0.3	6	V
I _{O(RXDx)}	RXDx output current	-8	8	mA
TJ	Junction temperature	-40	165	°C
T _{STG}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

8.2 ESD Ratings

			HBM classification level 3A for all pins	±4000	v
V _{ESD}	Electrostatic discharge Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM classification level 3B for global pins CANHx and CANLx with respect to GND Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins	±10000	V		
				±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 ESD Ratings — IEC Specifications

				VALUE	UNIT
			Unpowered contact discharge per ISO 10605 ⁽¹⁾	±8000	V
V _{ESD}	System level Electrostatic discharge		SAE J2962-2 per ISO 10605 Powered Contact Discharge (2)	±8000	V
		CAN bus terminals to GND	SAE J2962-2 per ISO 10605 Powered Air Discharge ⁽²⁾	±15000	V
		CANH1, CANL1, CANH2, CANL2	Pulse 1	-100	V
	Transient voltage per ISO 7627 2(3)		Pulse 2a	75 -150	V
V _{Tran}	Transient voltage per ISO 7637-2 ⁽³⁾		Pulse 3a		V
			Pulse 3b	100	V
	Transient voltage per ISO 7637-3 ⁽⁴⁾		DCC slow transient pulse	±30	V

(1) Tested according to IEC 62228-3:2019 CAN Transceivers

(2) Results given here are specific to the SAE J2962-2 Communication Transceivers Qualification Requirements - CAN. Testing performed by OEM approved independent 3rd party, EMC report available upon request.

(3) Tested according to IEC 62228-3:2019 CAN Transceivers

(4) Tested according to SAE J2962-2



8.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IO}	Supply voltage for I/O level shifter	1.7		5.5	V
I _{OH(RXDx)}	RXDx terminal high-level output current	-1.5			mA
I _{OL(RXDx)}	RXDx terminal low-level output current			1.5	mA
TJ	Operating junction temperature	-40		150	°C

8.5 Thermal Characteristics

		TCAN	1046AV-Q1 / TCAN1048	AV-Q1	UNIT
			DYY (SOT)	DMT (VSON)	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	75.8	87.2	38.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	35.8	35.2	38.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	37.4	31.6	15.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.6	11.2	2.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	37.0	31.5	15.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	5.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



8.6 Supply Characteristics

Over recommended operating conditions with	$\Gamma_1 = -40^{\circ}$ C to 150°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	$\label{eq:transform} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = 0 \ V, TXDy = V_{IO} \\ R_{L1} = R_{L2} = 60 \ \Omega, \ C_L = open; \\ See \ Figure \ 9-1 \end{array}$		50	77.5	mA
		-	$\label{eq:transform} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = 0 \ V, TXDy = V_{IO} \\ R_{L1} = R_{L2} = 50 \ \Omega, \ C_L = open; \\ See \ Figure \ 9-1 \end{array}$		55	87.5	mA
		Dominant Two channels ⁽¹⁾	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = 0 \ V \\ R_{L1} = R_{L2} = 60 \ \Omega, \ C_L = open; \\ See \ Figure \ 9-1 \end{array}$		95	140	mA
		Dominant Two channels ⁽¹⁾	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = 0 \ V \\ R_{L1} = R_{L2} = 50 \ \Omega, \ C_L = open; \\ See \ Figure \ 9-1 \end{array}$		100	160	mA
I _{CC}	Supply current Normal mode	Recessive Two channels	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = V_{IO} \\ R_{L1} = R_{L2} = 50 \ \Omega, \ C_L = open; \\ See Figure 9-1 \end{array}$		10	15	mA
		CANx dominant with bus fault CANy recessive ⁽¹⁾ ⁽²⁾	$\label{eq:constraint} \begin{array}{l} \mbox{TCAN1046AV: STB1 = STB2 = 0 V} \\ \mbox{TCAN1048AV: nSTB1 = nSTB2 = V_{IO}} \\ \mbox{TXDx = TXDy = V_{IO}} \\ \mbox{CANHx = CANLx = } \mbox{225 V} \\ \mbox{R}_{Lx} = \mbox{open, R}_{Ly} = \mbox{50 } \Omega, \mbox{ C}_{L} = \mbox{open;} \\ \mbox{See Figure 9-1} \end{array}$		90	137.5	mA
		CANx dominant with bus fault CANy dominant ⁽¹⁾ (2)	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = 0 \ V \\ CANHx = CANLx = \pm 25 \ V \\ R_{Lx} = open, \ R_{Ly} = 50 \ \Omega, \ C_L = open; \\ See \ Figure \ 9-1 \end{array}$		135	210	mA
		CANx and CANy dominant with bus fault ⁽¹⁾ ⁽²⁾	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = 0 \ V \\ CANH1 = CANL1 = \pm 25 \ V \\ CANH2 = CANL2 = \pm 25 \ V \\ R_{Lx} = R_{Ly} = open, \ C_L = open; \\ See \ Figure \ 9-1 \end{array}$		170	260	mA
	Supply current Standby mode		$\begin{array}{l} TCAN1046AV: STB1 = STB2 = V_{IO} \\ TCAN1048AV: nSTB1 = nSTB2 = 0 V \\ TXDx = TXDy = V_{IO} \\ R_{Lx} = R_{Ly} = 60 \ \Omega, \ C_L = open \\ See Figure 9-1 \end{array}$		0.4	3	μA



8.6 Supply Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		Dominant One channel ⁽¹⁾	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = 0 \ V, TXDy = V_{IO} \\ R_{Lx} = R_{Ly} = 60 \ \Omega, \ C_L = open \\ RXD1 \ and \ RXD2 \ floating \end{array}$		150	350	μΑ
1.	I/O supply current Normal mode	Dominant Two channels ⁽¹⁾	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = 0 \ V \\ R_{Lx} = R_{Ly} = 60 \ \Omega, \ C_L = open \\ RXD1 \ and \ RXD2 \ floating \end{array}$		255	600	μΑ
lio		Recessive Two channels ⁽¹⁾	$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = 0 \ V \\ TCAN1048AV: nSTB1 = nSTB2 = V_{IO} \\ TXDx = TXDy = V_{IO} \\ R_{Lx} = R_{Ly} = 60 \ \Omega, \ C_L = open \\ RXD1 \ and \ RXD2 \ floating \end{array}$		50	100	μΑ
	I/O supply current Standby mode		$\label{eq:constraint} \begin{array}{l} TCAN1046AV: STB1 = STB2 = V_{IO} \\ TCAN1048AV: nSTB1 = nSTB2 = 0 \ V \\ TXDx = TXDy = V_{IO} \\ R_{Lx} = R_{Ly} = 60 \ \Omega, \ C_L = open \\ RXD1 \ and \ RXD2 \ floating \end{array}$		17	30	μΑ
1.0.7	Rising undervoltage detect	tion on V _{CC}			4.2	4.4	V
UV _{CC}	Falling undervoltage detec	tion on V _{CC}		3.5	4	4.25	V
V _{HYS(UVCC)}	Hysteresis voltage on UV _C	с			200		mV
UVVIO	Rising undervoltage detect	tion on V _{IO}			1.56	1.65	V
0 0 0 0	Falling undervoltage detec	tion on V _{IO}		1.4	1.51	1.59	V
V _{HYS(UVIO)}	Hysteresis voltage on UV _{IC})			40		mV

(1) TXD1 and TXD2 are interchangeable for TXDx and TXDy

(2) CAN1 and CAN2 are interchangeable for CANx and CANy

8.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$\label{eq:V_C} \begin{array}{l} V_{CC}=5 \mbox{ V}, V_{IO}=1.8 \mbox{ V}, T_{J}=27^{\circ} \mbox{C}, R_{L}=60 \Omega, \\ TXD \mbox{ input}=250 kHz 50\% duty cycle square \\ wave, C_{L_{RXD}}=15 pF \end{array}$		95		mW
		$\label{eq:VC} \begin{array}{l} V_{CC}=5~V,~V_{IO}=3.3~V,~T_{J}=27^\circ C,~R_L=60\Omega,\\ TXD~input=250~kHz~50\%~duty~cycle~square\\ wave,~C_{L_RXD}=15~pF \end{array}$		95		mW
D	One channel average power dissipation	V_{CC} = 5 V, V_{IO} = 5 V, T_J = 27°C, R_L = 60Ω, TXD input = 250 kHz 50% duty cycle square wave, C_{L_RXD} = 15 pF		95		mW
P _D	Normal mode	$\label{eq:V_C} \begin{array}{l} V_{CC}=5.5 \text{ V}, V_{IO}=1.8 \text{ V}, T_J=150^\circ\text{C}, \text{ R}_L=60\Omega, \\ \text{TXD input}=2.5 \text{ MHz} 50\% \text{ duty cycle square} \\ \text{wave, } C_{L_RXD}=15 \text{ pF} \end{array}$		120		mW
		$\label{eq:V_C} \begin{array}{l} V_{CC}=5.5 \text{ V}, V_{IO}=3.3 \text{ V}, T_J=150^\circ\text{C}, \text{ R}_L=60\Omega, \\ \text{TXD input}=2.5 \text{ MHz} 50\% \text{ duty cycle square} \\ \text{wave, } C_{L_RXD}=15 \text{ pF} \end{array}$		120		mW
		$\label{eq:VCC} \begin{array}{l} V_{CC}=5.5 \text{ V}, V_{IO}=5 \text{ V}, \text{T}_{\text{J}}=150^{\circ}\text{C}, \text{R}_{\text{L}}=60\Omega, \\ \text{TXD input}=2.5 \text{ MHz} 50\% \text{ duty cycle square} \\ \text{wave, } \text{C}_{\text{L}_{\text{RXD}}}=15 \text{ pF} \end{array}$		120		mW
T _{TSD}	Thermal shutdown temperature		175	195	210	°C
T _{TSD(HYS)}				12		C



8.8 Electrical Characteristics

Over recommended operating conditions with $T_J = -40^{\circ}C$ to $150^{\circ}C$ (unless otherwise noted), CAN electrical parameters apply to both channels

	PARAMETER		TEST CONDITIONS	MIN	TYP	IAX	UNIT	
Driver Elect	rical Characteristics							
		CANH	STB = 0 V / nSTB = V _{IO}	2.75		4.5	V	
V _{O(DOM)}	Dominant output voltage Normal mode	CANL	TXD = 0 V $50 \Omega \le R_L \le 65 \Omega$, C_L = open; See Figure 9-2 and Figure 10-3	0.5		2.25	v	
V _{O(REC)}	Recessive output voltage Normal mode	CANH and CANL	$\label{eq:stb} \begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{TXD = V_{IO}} \\ \text{R}_L = \text{open (no load);} \\ \text{See Figure 9-2 and Figure 10-3} \end{array}$	2	0.5 V _{CC}	3	v	
V _{SYM}	Driver symmetry (V _{O(CANH)} + V _{O(CANL)})/V _{CC}		$\begin{array}{l} \text{STB = 0 V / nSTB = V_{\text{IO}} \\ \text{TXD = 250 kHz, 1 MHz, 2.5 MHz} \\ \text{R}_{\text{L}} = 60 \ \Omega, \ \text{C}_{\text{SPLIT}} = 4.7 \text{ nF}, \ \text{C}_{\text{L}} = \text{open}; \\ \text{See Figure 9-2 and Figure 10-3} \end{array}$	0.9		1.1	٧٨	
V _{SYM_DC}	DC output symmetry (V _{CC} - V _{O(CANH)} - V _{O(CANL)})		$ \begin{array}{l} \text{STB = 0 V / nSTB = V_{\text{IO}} \\ \text{R}_{\text{L}} = 60 \ \Omega, \ \text{C}_{\text{L}} = \text{open}; \\ \text{See Figure 9-2 and Figure 10-3} \end{array} $	-400		400	m∨	
			$\begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{TXD = 0 V} \\ \text{50 } \Omega \leq \text{R}_{\text{L}} \leq \text{65 } \Omega, \text{ C}_{\text{L}} = \text{open}; \\ \text{See Figure 9-2 and Figure 10-3} \end{array}$	1.5		3	v	
V _{OD(DOM)}	Differential output voltage Normal mode Dominant	M) Normal mode CANH	CANH - CANL	$\begin{split} \text{STB} &= 0 \; \text{V} \; / \; \text{nSTB} = \text{V}_{\text{IO}} \\ \text{TXD} &= 0 \; \text{V} \\ \text{45} \; \Omega &\leq \text{R}_{\text{L}} \leq \text{70} \; \Omega, \; \text{C}_{\text{L}} = \text{open}; \\ \text{See Figure 9-2 and Figure 10-3} \end{split}$	1.4		3.3	v
			$\begin{split} \text{STB} &= 0 \; \text{V} \; / \; \text{nSTB} = \text{V}_{\text{IO}} \\ \text{TXD} &= 0 \; \text{V} \\ \text{R}_{\text{L}} &= 2240 \; \Omega, \; \text{C}_{\text{L}} = \text{open}; \\ \text{See Figure 9-2 and Figure 10-3} \end{split}$	1.5		5	v	
V _{OD(REC)}	Differential output voltage Normal mode	CANH - CANL	$\begin{split} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{TXD = V_{IO}} \\ \text{R}_L = 60 \ \Omega, \ \text{C}_L = \text{open}; \\ \text{See Figure 9-2 and Figure 10-3} \end{split}$	-120		12	m∨	
VOD(REC)	Recessive	O, WIT - O, WE	$\begin{split} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{TXD = V_{IO}} \\ \text{R}_L = \text{open, } \text{C}_L = \text{open;} \\ \text{See Figure 9-2 and Figure 10-3} \end{split}$	-50		50	mV	
		CANH	STB = V _{IO} / nSTB = 0 V	-0.1		0.1	V	
V _{O(STB)}	Bus output voltage Standby mode	CANL	R _L = open;	-0.1		0.1	V	
	, ,	CANH - CANL	See Figure 9-2 and Figure 10-3	-0.2		0.2	V	
	Short-circuit steady-state ou	itput current,	$\begin{split} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{TXD = 0 V} \\ \text{V}_{(\text{CANH})} &= .15 \text{ V to 40 V, CANL = open;} \\ \text{See Figure 9-8 and Figure 10-3} \end{split}$	-115			mA	
IOS(SS_DOM)	dominant Normal mode		$\begin{array}{l} \text{STB = 0 V / nSTB = V_{\text{IO}} \\ \text{TXD = 0 V} \\ \text{V}_{(\text{CAN}_\text{L})} = -15 \text{ V to 40 V, CANH = open;} \\ \text{See Figure 9-8 and Figure 10-3} \end{array}$			115	mA	
I _{OS(SS_REC)}	Short-circuit steady-state ou recessive Normal mode	itput current,	$\begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{TXD = V_{IO}} \\ -27 \ \text{V} \leq V_{BUS} \leq 32 \ \text{V}, \ \text{where} \ \text{V}_{BUS} = \text{CANH} \\ = \text{CANL}; \\ \text{See Figure 9-8 and Figure 10-3} \end{array}$	-5		5	mA	
Receiver Ele	ectrical Characteristics		1				L	
V _{IT}	Input threshold voltage Normal mode		$\label{eq:STB} \begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{-12 V } \leq V_{CM} \leq 12 \text{ V}; \\ \text{See Figure 9-3} \ \text{and Table 10-5} \end{array}$	500		900	m∿	
V _{IT(STB)}	Input threshold Standby mode		STB = V_{IO} / nSTB = 0 V -12 V $\leq V_{CM} \leq$ 12 V; See Figure 9-3 and Table 10-5	400		150	mV	



8.8 Electrical Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}C$ to $150^{\circ}C$ (unless otherwise noted), CAN electrical parameters apply to both channels

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DOM}	Dominant state differential input voltage range Normal mode	$\begin{split} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{-12 V \leq V_{CM} \leq 12 V;} \\ \text{See Figure 9-3 and Table 10-5} \end{split}$	0.9		9	v
V _{REC}	Recessive state differential input voltage range Normal mode	$\label{eq:states} \begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{-12 V \leq V_{CM} \leq 12 V;} \\ \text{See Figure 9-3 and Table 10-5} \end{array}$	-4		0.5	v
V _{DOM(STB)}	Dominant state differential input voltage range Standby mode	$\begin{split} \text{STB} = \text{V}_{\text{IO}} \ / \ \text{nSTB} = 0 \ \text{V} \\ \text{-12 V} \leq \text{V}_{\text{CM}} \leq 12 \ \text{V}; \\ \text{See Figure 9-3 and Table 10-5} \end{split}$	1.15		9	v
V _{REC(STB)}	Recessive state differential input voltage range Standby mode	$\begin{split} \text{STB} &= \text{V}_{\text{IO}} \ / \ \text{nSTB} = 0 \ \text{V} \\ \text{-12 V} &\leq \text{V}_{\text{CM}} \leq 12 \ \text{V}; \\ \text{See Figure 9-3 and Table 10-5} \end{split}$	-4		0.4	v
V _{HYS}	Hysteresis voltage for input threshold Normal mode	$\begin{split} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{-12 V \leq V_{CM} \leq 12 V;} \\ \text{See Figure 9-3 and Table 10-5} \end{split}$		115		mV
V _{CM}	Common mode range Normal and standby modes	See Figure 9-3 and Table 10-5	-12		12	V
I _{LKG(IOFF)}	Unpowered bus input leakage current (measured individually for each channel)	$CANH = CANL = 5 V, V_{CC} = V_{IO} = GND$			5	μA
CI	Input capacitance to ground (CANH or CANL)				20	pF
C _{ID}	Differential input capacitance	- TXD = V _{IO}			10	pF
R _{ID}	Differential input resistance	STB = 0 V / nSTB = V _{IO}	40		90	kΩ
R _{IN}	Single ended input resistance (CANH or CANL)	$TXD = V_{IO}$ $-12 V \le V_{CM} \le 12 V$	20		45	kΩ
R _{IN(M)}	Input resistance matching [1 – (R _{IN(CANH)} / R _{IN(CANL}))] × 100 %	$V_{(CAN_H)} = V_{(CAN_L)} = 5 V$	-1		1	%
TXD Termin	al (CAN Transmit Data Input)					
V _{IH}	High-level input voltage		0.7 V _{IO}			V
V _{IL}	Low-level input voltage				0.3 V _{IO}	V
I _{IH}	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5 V$	-2.5	0	1	μA
IIL	Low-level input leakage current	$TXD = 0 V$ $V_{CC} = V_{IO} = 5.5 V$	-200	-100	-20	μA
I _{LKG(OFF)}	Unpowered leakage current	$TXD = 5.5 V$ $V_{CC} = V_{IO} = 0 V$	-1	0	1	μA
CI	Input capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 \text{ V}$		5		pF
RXD Termin	nal (CAN Receive Data Output)					
V _{OH}	High-level output voltage	I _O = -1.5 mA See Figure 9-3	0.8 V _{IO}			V
V _{OL}	Low-level output voltage	I _O = 1.5mA See Figure 9-3			0.2 V _{IO}	V
I _{LKG(OFF)}	Unpowered leakage current	$RXD = 5.5 V$ $V_{CC} = V_{IO} = 0 V$	-1	0	1	μA
STB / nSTB	Terminal (Standby Mode Input)					
V _{IH}	High-level input voltage		0.7 V _{IO}			V
V _{IL}	Low-level input voltage				0.3 V _{IO}	V
I _{IH}	TCAN1046AV high-level input leakage current STB	STB = V _{CC} = V _{IO} = 5.5 V	-2		2	μA
IIL	TCAN1046AV low-level input leakage current STB	$\begin{split} \text{STB} &= 0 \text{ V} \\ \text{V}_{\text{CC}} &= \text{V}_{\text{IO}} = 5.5 \text{ V}, \end{split}$	-20		-2	μA
I _{IH}	TCAN1048AV high-level input leakage current nSTB	nSTB = V _{CC} = V _{IO} = 5.5 V	2		25	μA
	TCAN1048AV low-level input leakage current	nSTB = 0 V				

8.8 Electrical Characteristics (continued)

Over recommended operating conditions with $T_J = -40^{\circ}C$ to $150^{\circ}C$ (unless otherwise noted), CAN electrical parameters apply to both channels

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TCAN1046AV unpowered leakage current	STB = 5.5V V _{CC} = V _{IO} = 0 V	-1		1	μA
ILKG(OFF)	TCAN1048AV unpowered leakage current	nSTB = 0 V V _{CC} = V _{IO} = 0 V	-1		1	μA

8.9 Switching Characteristics

Over recommended operating conditions with $T_J = -40^{\circ}C$ to $150^{\circ}C$ (unless otherwise noted); Parameters apply to both CAN channels

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switchin	ng Characteristics	· · · ·				
tprop(loop1)	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	$ \begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{V}_{IO} = 2.8 \text{ V to 5.5 V} \\ \text{R}_{L} = 60 \ \Omega, \ \text{C}_{L} = 100 \ \text{pF}, \ \text{C}_{L(\text{RXD})} = 15 \ \text{pF}; \\ \text{See Figure 9-4} \end{array} $		125	210	ns
t _{PROP(LOOP1)}	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	$ \begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{V}_{IO} = 1.7 \text{ V} \\ \text{R}_L = 60 \ \Omega, \ \text{C}_L = 100 \ \text{pF}, \ \text{C}_{L(\text{RXD})} = 15 \ \text{pF}; \\ \text{See Figure 9-4} \end{array} $		165	255	ns
t _{PROP(LOOP2)}	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	$\begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{V}_{IO} = 2.8 \text{ V to } 5.5 \text{ V} \\ \text{R}_L = 60 \ \Omega, \ \text{C}_L = 100 \ \text{pF}, \ \text{C}_{L(\text{RXD})} = 15 \ \text{pF}; \\ \text{See Figure 9-4} \end{array}$		150	210	ns
t _{PROP(LOOP2)}	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	$ \begin{array}{l} \text{STB = 0 V / nSTB = V_{IO}} \\ \text{V}_{IO} = 1.7 \text{ V} \\ \text{R}_L = 60 \ \Omega, \ \text{C}_L = 100 \text{ pF}, \ \text{C}_{L(\text{RXD})} = 15 \text{ pF}; \\ \text{See Figure 9-4} \end{array} $		180	255	ns
t _{MODE}	Mode change time, from normal to standby or from standby to normal	See Figure 9-5 and Figure 9-6			20	μs
t _{WK_FILTER}	Filter time for a valid wake-up pattern	See Figure 10 F	0.5		1.8	μs
t _{WK_TIMEOUT}	Bus wake-up timeout	- See Figure 10-5	0.8		6	ms
Driver Switching	g Characteristics				•	
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive)			80		ns
t _{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant)	STB = 0 V / nSTB = V _{IO} R _I = 60 Ω, C _I = 100 pF;		70		ns
t _{sk(p)}	Pulse skew (tpHR - tpLD)	See Figure 9-2		14		ns
t _R	Differential output signal rise time			28		ns
t _F	Differential output signal fall time			50		ns
t _{TXD_DTO}	Dominant timeout	$\begin{split} \text{STB} &= 0 \; \text{V} \; / \; \text{nSTB} = \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} &= 60 \; \Omega, \; \text{C}_{\text{L}} = 100 \; \text{pF}; \\ \text{See Figure 9-7} \end{split}$	1.2	·	4.0	ms
Receiver Switch	ning Characteristics	· · · ·			1	
t _{pRH}	Propagation delay time, bus recessive input to high output (dominant to recessive)			81		ns
t _{pDL}	Propagation delay time, bus dominant input to low output (recessive to dominant)	STB = 0 V / nSTB = V_{IO} $C_{L(RXD)}$ = 15 pF		66		ns
t _R	RXD output signal rise time	See Figure 9-3		10		ns
t _F	RXD output signal fall time	1 1		10		ns



8.9 Switching Characteristics (continued)


Over recommended operating conditions with $T_J = -40^{\circ}C$ to $150^{\circ}C$ (unless otherwise noted); Parameters apply to both CAN channels

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
FD Timing Ch	aracteristics				
	Bit time on CAN bus output pins t _{BIT(TXD)} = 500 ns		450	525	ns
t _{BIT(BUS)}	$(BUS) \\ Bit time on CAN bus output pins \\ t_{BIT(TXD)} = 200 ns \\ Bit time on CAN bus output pins \\ t_{BIT(TXD)} = 125 ns^{(1)} \\ \label{eq:BUS}$		160	205	ns
			85	130	ns
	Bit time on RXD output pins t _{BIT(TXD)} = 500 ns	STB = 0 V / nSTB = V _{IO}	410	540	ns
t _{BIT(RXD)}	Bit time on RXD output pins t _{BIT(TXD)} = 200 ns	$ \begin{array}{l} R_{L} = 60 \; \Omega, \; C_{L} = 100 \; pF, \; C_{L(RXD)} = 15 \; pF \\ \Delta t_{REC} = t_{BIT(RXD)} \text{-} t_{BIT(BUS)} \; ; \end{array} $	130	210	ns
	Bit time on RXD output pins t _{BIT(TXD)} = 125 ns ⁽¹⁾	See Figure 9-4	75	135	ns
	Receiver timing symmetry t _{BIT(TXD)} = 500 ns		-50	20	ns
t _{REC}	Receiver timing symmetry t _{BIT(TXD)} = 200 ns		-40	10	ns
	Receiver timing symmetry t _{BIT(TXD)} = 125 ns ⁽¹⁾		-40	10	ns

(1) Measured during characterization and not an ISO 11898-2:2016 parameter.





8.10 Typical Characteristics






9 Parameter Measurement Information











TCAN1046AV-Q1, TCAN1048AV-Q1 SLLSFL8A – JULY 2021 – REVISED DECEMBER 2021








Figure 9-4. Transmitter and Receiver Timing Test Circuit and Measurement















Figure 9-7. TXD Dominant Timeout Test Circuit and Measurement







10 Detailed Description

10.1 Overview

The TCAN104xAV-Q1 devices meet or exceed the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard. The devices have been certified to the requirements of ISO 11898-2:2016 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceivers provide a number of different protection features making them ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN104xAV-Q1 support the following CAN standards:

- CAN transceiver physical layer standards:
 - ISO 11898-2:2016 High speed medium access unit
 - ISO 11898-5:2007 High speed medium access unit with low-power mode
 - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125 kbps
 - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250 kbps
 - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500 kbps
 - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
 - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
- EMC requirements:
 - IEC 62228-3 EMC evaluation of transceivers CAN transceivers
 - VeLIO (Vehicle LAN Interoperability and Optimization) CAN and CAN-FD Transceiver Requirements
 - SAE J2962-2 Communication Transceivers Qualification Requirements CAN
- Conformance test requirements:
 - ISO 16845-2 Road vehicles Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan



10.2 Functional Block Diagram




Figure 10-1. TCAN1046AV-Q1 (left image with pull-up on STB) and TCAN1048AV-Q1 (right image with pull-down on nSTB) Block Diagrams



10.3 Feature Description

10.3.1 Pin Description

10.3.1.1 TXD1 and TXD2

TXD1 and TXD2 are the logic-level signals, referenced to V_{IO} , from a CAN controller to the device.

10.3.1.2 GND1 and GND2

GND1 and GND2 are ground pins of the transceiver, both must be connected to the PCB ground.

10.3.1.3 V_{CC}

 V_{CC} provides the 5-V power supply to both the CAN channels.

10.3.1.4 RXD1 and RXD2

RXD1 and RXD2 are the logic-level signals, referenced to V_{IO} , from the TCAN104xAV-Q1 to a CAN controller. These pins are only driven once V_{IO} is present.

10.3.1.5 V_{IO}

The V_{IO} pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. The V_{IO} pin supports voltages from 1.7 V to 5.5 V providing the widest range of controller support.

10.3.1.6 CANH and CANL

The CAN high and CAN low are differential bus pins of the two integrated CAN channels. The CANH and CANL pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

10.3.1.7 STB1, STB2, nSTB1, and nSTB2 (Standby)

The STB1, STB2, nSTB1, and nSTB2 pins are input pins used for mode control of the transceiver.

The TCAN1046AV-Q1 implements STB1 and STB2 which can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation than the STB pins can be tied directly to GND.

The TCAN1048AV-Q1 implements nSTB1 and nSTB2 which can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation, the nSTB pins can be tied directly to the V_{IO} voltage source.


10.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See Figure 10-2 and Figure 10-3.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD1, TXD2, RXD1 and RXD2 pins. A recessive bus state occurs when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors (R_{IN}) of the receiver and corresponds to a logic high on the TXD1, TXD2, RXD1 and RXD2 pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN104xAV-Q1 transceiver implements a low-power standby (STB or nSTB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See Figure 10-2 and Figure 10-3.



- A. Normal Mode
- B. Standby Mode

Figure 10-3. Simplified Recessive Common Mode Bias Unit and Receiver

10.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit, t_{TXD_DTO} , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin which clears the dominant time out. The receiver remains active and biased to $V_{CC}/2$. The RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using Equation 1.

Minimum Data Rate = 11 bits / t_{TXD DTO} = 11 bits / 1.2 ms = 9.2 kbps

(1)

TCAN1046AV-Q1, TCAN1048AV-Q1

FXAS NSTRUMENTS www.ti.com

SLLSFL8A - JULY 2021 - REVISED DECEMBER 2021




Figure 10-4. Example Timing Diagram for TXD Dominant Timeout

10.3.4 CAN Bus Short Circuit Current Limiting

The TCAN104xAV-Q1 has several protection features that limit the short circuit current when a CAN bus line is shorted. The features include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state in case of a system fault. During CAN communication, the bus switches between the dominant and recessive states, thus the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common-mode choke for the CAN design the average power rating, I_{OS(AVG)}, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. These provides for a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using Equation 2.

I_{OS(AVG)} = % Transmit x [(% REC_Bits x I_{OS(SS) REC}) + (% DOM_Bits x I_{OS(SS) DOM})] + [% Receive x I_{OS(SS) REC}] (2)

Where:

- I_{OS(AVG)} is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS) REC} is the recessive steady state short-circuit current
- IOS(SS) DOM is the dominant steady state short- circuit current

The short-circuit current and the possible fault cases of the network should be considered when sizing the power supply used to generate the transceivers V_{CC} supply.

10.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN104xAV-Q1 exceeds the thermal shutdown threshold, T_{TSD} , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below T_{TSD} . The CAN bus pins are biased to $V_{CC}/2$



during a TSD fault and the receiver to RXD path remains operational. The TCAN104xAV-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

10.3.6 Undervoltage Lockout

The supply pins, V_{CC} and V_{IO} , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

Vcc	V _{IO}	DEVICE STATE	BUS	RXD PIN				
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors bus				
		STB = V _{IO} : Standby mode; TCAN1046AV-Q1	High impedance Weak pull-down to ground	V _{IO} : Remote wake request ⁽¹⁾				
	JV _{VCC} > UV _{VIO}	TCA	STB = GND: Protected mode; TCAN1046AV-Q1	High impedance	Recessive			
< UVVCC		nSTB = V _{IO} : Protected mode; TCAN1048AV-Q1	High impedance	Recessive				
		nSTB = GND: Standby mode; TCAN1048AV-Q1	High impedance Weak pull-down to ground	V _{IO} : Remote wake request ⁽¹⁾				
> UV _{VCC}	< UV _{VIO}	Protected	High impedance	High impedance				
< UV _{VCC}	< UV _{VIO}	UV _{VIO} Protected High impedance High impeda		High impedance				

Table 10-1. Undervoltage Lockout - TCAN104xAV-Q1

(1) See Section 10.4.3.1

Once the undervoltage condition is cleared and t_{MODE} has expired, the TCAN104xAV-Q1 transitions to normal mode and the host controller can send and receive CAN traffic.

10.3.7 Unpowered Device

The TCAN104xAV-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, and do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, and do not load other circuits which may remain powered.

10.3.8 Floating pins

The TCAN104xAV-Q1 has internal pull-ups or pull-downs on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This specifies that the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See Table 10-2 for details on pin bias conditions.

Pin	Pull-up or Pull-down	Comment						
TXD1 and TXD2	Pull-up	Weakly biases TXD1 and TXD2 towards recessive to prevent bus blockage or TXD DTO triggering						
STB1 and STB2	Pull-up	Weakly biases STB1 and STB2 towards low-power standby mode to prevent excessive system power; TCAN1046AV-Q1 only						
nSTB1 and nSTB2	Pull-down	Weakly biases nSTB1 and nSTB2 towards low-power standby mode to prevent excessive system power; TCAN1048AV-Q1 only						

Table 10-2. Pin Bias



10.4 Device Functional Modes

10.4.1 Operating Modes

The TCAN104xAV-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB or nSTB pins on the TCAN1046A or TCAN1048A device respectively.

STB	nSTB	Device Mode	Driver	Receiver	RXD Pin			
High	Low	Standby mode	Disabled	Low-power receiver with bus monitor enable	High (recessive) until valid WUP is received See section Section 10.4.3.1			
Low	High	Normal Mode	Enabled	Enabled	Mirrors bus state			

Table 10-3. Operating Modes

10.4.2 Normal Mode

This is the normal operating mode of the TCAN104xAV-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD1 and TXD2 inputs to a differential output on the CANH1, CANL1 and CANH2, CANL2 bus pins. The receiver is translating the differential signal from CANH1, CANL1 and CANH2, CANL2 to a digital output on the RXD1 and RXD2 outputs.

10.4.3 Standby Mode

This is the low-power mode of the TCAN104xAV-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD1 or RXD2 depending on the channel which receives the WUP as shown in Figure 10-5. The local CAN protocol controller should monitor RXD1 and RXD2 for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB1 and STB2 pins low or the nSTB1 and nSTB2 pins high. The CAN bus pins are weakly pulled to GND in this mode; see Figure 10-2 and Figure 10-3.

In standby mode, only the V_{IO} supply is required; therefore. the V_{CC} may be switched off for additional system level current savings.

10.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN104xAV-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN104xAV-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the t_{WK_FILTER} time. Due to variability in t_{WK_FILTER} the following scenarios are applicable. Bus state times less than $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is always generated. See Figure 10-5 for the timing diagram of the wake-up pattern.

The pattern and t_{WK_FILTER} time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.



The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The t_{WK_FILTER} timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value $t \le t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See Figure 10-5 for the timing diagram of the wake-up pattern with wake timeout feature.




Figure 10-5. Wake-Up Pattern (WUP) with t_{WK_TIMEOUT}

10.4.4 Driver and Receiver Function

Device Mode	TXD Input	Bus	Driven Bus State ⁽²⁾		
		CANH	CANL	Driven Dus State	
Normal	Low	High	Low	Dominant	
Normal	High or open	High impedance	High impedance	Biased recessive	
Standby	X ⁽¹⁾	High impedance	High impedance	Biased to ground	

(1) X = irrelevant

(2) For bus state and bias see Figure 10-2 and Figure 10-3

Table 10-5. Receiver Function Table Normal and Standby Mode

Device Mode	CAN Differential Inputs V _{ID} = V _{CANH} – V _{CANL}	Bus State	RXD Pin		
	$V_{ID} \ge 0.9 V$	Dominant	Low		
Normal	0.5 V < V _{ID} < 0.9 V	Undefined	Undefined		
	V _{ID} ≤ 0.5 V	Recessive	High		
	V _{ID} ≥ 1.15 V	Dominant	High		
Standby	0.4 V < V _{ID} < 1.15 V	Undefined	Low if a remote wake event		
	V _{ID} ≤ 0.4 V	Recessive	See Figure 10-5		
Any	Open (V _{ID} ≈ 0 V)	Open	High		



11 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

11.1 Application Information

11.2 Typical Application

Figure 11-1 shows a typical configuration for 5 V system using the TCAN104xAV-Q1. The bus termination is shown for illustrative purposes.




Figure 11-1. Transceiver Application Using 5 V I/O Connections

11.2.1 Design Requirements

11.2.1.1 CAN Termination

Termination may be a single $120-\Omega$ resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination may be used, see Figure 11-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.






Figure 11-2. CAN Bus Termination Concepts

11.2.2 Detailed Design Procedures

11.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN104xAV-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification, the driver differential output is specified with a bus load that can range from 50 Ω to 65 Ω where the differential output must be greater than 1.5 V. The TCAN104xAV-Q1 family is specified to meet the 1.5-V requirement down to 50 Ω and is specified to meet 1.4-V differential output at 45- Ω bus load. The differential input resistance of the TCAN104xAV-Q1 is a minimum of 40 k Ω . If 100 TCAN104xAV-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- Ω differential load in parallel with the nominal 60- Ω bus termination which gives a total bus load of approximately 52 Ω . Therefore, the TCAN104xAV-Q1family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility, the CAN network system, a good network design is required for robust network operation.

Please refer to the application report SLLA270: Controller Area Network Physical layer requirements. This document discusses in detail all system design physical layer parameters.

TCAN1046AV-Q1, TCAN1048AV-Q1 SLLSFL8A – JULY 2021 – REVISED DECEMBER 2021







Figure 11-3. Typical CAN Bus

11.2.3 Application Curves





11.3 System Examples

The CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8 V, 2.5 V, or 3.3 V application is shown in Figure 11-6. The bus termination is shown for illustrative purposes.




Figure 11-6. Transceiver Application Using 1.8 V, 2.5 V, 3.3 V I/O Connections

12 Power Supply Recommendations

The TCAN104xAV-Q1 device is designed to operate with a main V_{CC} input voltage supply range between 4.5 V and 5.5 V. The device has an I/O level shifting supply input, V_{IO}, designed for a range between 1.8 V and 5.5 V. Both supply inputs must be well regulated. A decoupling capacitor, typically 100 nF, should be placed near the CAN transceiver's main V_{CC} and V_{IO} supply pins in addition to bypass capacitors.



13 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and automotive design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

13.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows optional transient voltage suppression (TVS) diodes, D1 and D2, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C6, C8, C9 and C11.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V_{CC} and V_{IO} of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

Note

High frequency current follows the path of least impedance and not the path of least resistance.

• This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R8 and R9 for channel 1, R10 and R11 for channel 2 with the center or split tap of the termination connected to ground via capacitor C7 or C10. Split termination provides common-mode filtering for the bus. See CAN Termination, CAN Bus Short Circuit Current Limiting, and Equation 2 for information on termination concepts and power ratings needed for the termination resistor(s).

13.2 Layout Example




Figure 13-1. Layout Example



14 Device and Documentation Support

14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

14.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

14.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TCAN1046AVDMTRQ1	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	46AV
TCAN1046AVDMTRQ1.A	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	46AV
TCAN1046AVDMTRQ1.B	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	46AV
TCAN1046AVDRQ1	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046AV
TCAN1046AVDRQ1.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046AV
TCAN1046AVDRQ1.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046AV
TCAN1046AVDYYRQ1	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046AV
TCAN1046AVDYYRQ1.A	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046AV
TCAN1046AVDYYRQ1.B	Active	Production	SOT-23-THIN (DYY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046AV
TCAN1048AVDMTRQ1	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	48AV
TCAN1048AVDMTRQ1.A	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	48AV
TCAN1048AVDMTRQ1.B	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	48AV
TCAN1048AVDRQ1	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1048AV
TCAN1048AVDRQ1.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1048AV
TCAN1048AVDRQ1.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1048AV

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1046AVDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1046AVDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TCAN1046AVDYYRQ1	SOT-23- THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TCAN1048AVDMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1048AVDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TCAN1046AVDMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0	
TCAN1046AVDRQ1	SOIC	D	14	2500	356.0	356.0	35.0	
TCAN1046AVDYYRQ1	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8	
TCAN1048AVDMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0	
TCAN1048AVDRQ1	SOIC	D	14	2500	356.0	356.0	35.0	

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DMT 14


3 x 4.5, 0.65 mm pitch

GENERIC PACKAGE VIEW

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DMT0014B



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.
 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DMT0014B

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DMT0014B

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DYY0014A

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- IOTES.
- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB




DYY0014A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0014A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated