







**TCAN1046A-Q1** SLLSFL9A - JULY 2021 - REVISED DECEMBER 2021

# TCAN1046A-Q1 Automotive Dual CAN FD Transceiver with Standby Mode

#### 1 Features

- AEC-Q100 (Grade 1): Qualified for automotive applications
- Two independent high-speed CAN FD transceivers with mode control
- Meets the requirements of ISO 11898-2:2016 physical layer standard
- · Functional Safety-Capable
  - Documentation available to aid in functional safety system design
- Support of classical CAN and optimized CAN FD performance at 2, 5, and 8 Mbps
  - Short and symmetrical propagation delays for enhanced timing margin
- Support for 12-V and 24-V battery applications
- Receiver common-mode input voltage: ±12 V
- Protection features:
  - Bus fault protection: ±58 V
  - Undervoltage protection
  - TXD-dominant time-out (DTO)
    - Data rates down to 9.2 kbps
  - Thermal-shutdown protection (TSD)
- Operating modes:
  - Normal mode
  - Low power standby mode supporting remote wake-up request
- Optimized behavior when unpowered
  - Bus and logic pins are high impedance (no load to operating bus or application)
  - Hot-plug capable: power-up and power-down glitch-free operation on bus and RXD output
- Junction temperatures from: -40°C to 150°C
- Available in SOIC (14) and leadless VSON (14) packages (4.5 mm x 3.0 mm) with improved automated optical inspection (AOI) capability

# 2 Applications

- Automotive and transportation
  - Body control modules
  - Automotive gateway
  - Advanced driver assistance system (ADAS)
  - Infotainment

## 3 Description

The TCAN1046A-Q1 is a dual high-speed controller area network (CAN) transceiver that meets the physical layer requirements of the ISO 11898-2:2016 high-speed CAN specification.


The device supports both classical CAN and CAN FD networks up to 8 megabits per second (Mbps). The device has two CAN FD channels with independent supply,  $V_{CC1}$  and  $V_{CC2}$ , and mode control, STB1 and STB2 pins, allowing for true independent operation of each CAN channel. The ability to operate each channel independent of one another is important in applications that require redundancy or additional CAN FD channels to act as a back-up in the event of a system failure.

The device includes many protection and diagnostic features including thermal-shutdown (TSD), TXDdominant time-out (DTO), and bus fault protection up to ±58 V. The device has defined failsafe behavior in supply under-voltage or floating pin scenarios.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)		
TCAN1046A-Q1	VSON (DMT) (14)	4.50 mm x 3.00 mm		
	SOIC (D) (14)	8.65 mm x 3.91 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



## **Table of Contents**

1 Features	1	8.1 Overview	15
2 Applications		8.2 Functional Block Diagram	
3 Description		8.3 Feature Description	
4 Revision History		8.4 Device Functional Modes	
5 Pin Configuration and Functions	3	9 Application and Implementation	23
6 Specifications	. 4	9.1 Application Information	
6.1 Absolute Maximum Ratings		9.2 Typical Application	23
6.2 ESD Ratings		10 Power Supply Recommendations	25
6.3 ESD Ratings — IEC Specifications		11 Layout	
6.4 Recommended Operating Conditions	5	11.1 Layout Guidelines	. 26
6.5 Thermal Characteristics	5	11.2 Layout Example	
6.6 Supply Characteristics	6	12 Device and Documentation Support	
6.7 Dissipation Ratings		12.1 Receiving Notification of Documentation Updates	
6.8 Electrical Characteristics	7	12.2 Support Resources	27
6.9 Switching Characteristics	9	12.3 Trademarks	
6.10 Typical Characteristics	11	12.4 Electrostatic Discharge Caution	27
7 Parameter Measurement Information	12	12.5 Glossary	
8 Detailed Description	15	·	

# **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


# Changes from Revision \* (July 2021) to Revision A (December\2021)

Page



# **5 Pin Configuration and Functions**








Figure 5-2. DMT Package, 14 Pin VSON, Top View

**Table 5-1. Pin Functions** 

Pins		Type	Description
Name	No.	Туре	Description
TXD1	1	Digital Input	CAN transmit data input channel 1; integrated pull-up
GND1	2	GND1	Ground connection, channel 1
V <sub>CC1</sub>	3	Supply	5-V supply voltage, channel 1
RXD1	4	Digital Output	CAN receive data output channel 1; tri-state when V <sub>CC</sub> < UV <sub>VCC</sub>
TXD2	5	Digital Input	CAN transmit data input channel 2; integrated pull-up
GND2	6	GND2	Ground connection, channel 2
V <sub>CC2</sub>	7	Supply	5-V supply voltage, channel 2
RXD2	8	Digital Output	CAN receive data output channel 2; tri-state when V <sub>CC</sub> < UV <sub>VCC</sub>
CANL2	9	Bus IO	Low-level CAN bus channel 2 input/output line
CANH2	10	Bus IO	High-level CAN bus 2 input/output line
STB2	11	Digital Input	Standby input of channel 2 for mode control; integrated pull-up
CANL1	12	Bus IO	Low-level CAN bus channel 1 input/output line
CANH1	13	Bus IO	High-level CAN bus channel 1 input/output line
STB1	14	Digital Input	Standby input of channel 1 for mode control; integrated pull-up
Thermal Pad (VSON only)		_	Connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief



## **6 Specifications**

# **6.1 Absolute Maximum Ratings**

(1)(2)

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	-0.3	6	V
V <sub>BUS</sub>	CAN Bus I/O voltage CANH1, CANL1, CANH2, CANL2	-58	58	V
V <sub>DIFF</sub>	Max differential voltage between CANHx and CANLx	-45	45	V
V <sub>Logic_Input</sub>	Logic input terminal voltage	-0.3	6	V
V <sub>RXDx</sub>	RXDx output terminal voltage range	-0.3	6	V
I <sub>O(RXDx)</sub>	RXDx output current	-8	8	mA
TJ	Junction temperature	-40	165	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

## 6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic discharge		HBM classification level 3A for all pins	±4000	V
V <sub>ESD</sub>		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	HBM classification level 3B for global pins CANHx and CANLx with respect to GND	±10000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 ESD Ratings — IEC Specifications

				VALUE	UNIT
V <sub>ESD</sub>	System level Electrostatic discharge		Unpowered contact discharge per ISO 10605 (1)	±8000	V
			SAE J2962-2 per ISO 10605 Powered Contact Discharge	±8000	V
		CAN bus terminals to GND CANH1, CANL1, CANH2, CANL2	SAE J2962-2 per ISO 10605 Powered Air Discharge <sup>(2)</sup>	±15000	V
			Pulse 1	-100	V
	T		Pulse 2a	75	V
$V_{Tran}$	Transient voltage per ISO 7637-2 <sup>(3)</sup>		Pulse 3a	-150	V
			Pulse 3b	100	V
	Transient voltage per ISO 7637-3 <sup>(4)</sup>		DCC slow transient pulse	±30	V

- (1) Tested according to IEC 62228-3:2019 CAN Transceivers
- (2) Results given here are specific to the SAE J2962-2 Communication Transceivers Qualification Requirements CAN. Testing performed by OEM approved independent 3<sup>rd</sup> party, EMC report available upon request.
- (3) Tested according to IEC 62228-3:2019 CAN Transceivers
- (4) Tested according to SAE J2962-2

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# **6.4 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
I <sub>OH(RXDx)</sub>	RXDx terminal high-level output current	-2			mA
I <sub>OL(RXDx)</sub>	RXDx terminal low-level output current			2	mA
TJ	Operating junction temperature	-40		150	°C

## **6.5 Thermal Characteristics**

THERMAL METRIC(1)		TC	TCAN1046A-Q1		
	THERMAL METRIC	D (SOIC)	DMT (VSON)	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.8	38.1	°C/W	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	35.8	38.7	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	37.4	15.0	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	6.6	2.0	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	37.0	15.0	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	5.9	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.6 Supply Characteristics**

Over recommended operating conditions with  $T_J = -40$ °C to 150°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			Dominant One Channel <sup>(1)</sup>	TCAN1046A: STB1 = STB2 = 0 V TXDx = 0 V, TXDy = $V_{CC2}$ $R_{L1}$ = $R_{L2}$ = 60 $\Omega$ , $C_L$ = open; See Figure 7-1		50	77.5	mA
		Dominant One Channel <sup>(1)</sup>	TCAN1046A: STB1 = STB2 = 0 V TXDx = 0 V, TXDy = $V_{CC2}$ $R_{L1}$ = $R_{L2}$ = 50 $\Omega$ , $C_L$ = open; See Figure 7-1		55	87.5	mA	
		Dominant Two channels <sup>(1)</sup>	TCAN1046A: STB1 = STB2 = 0 V TXDx = TXDy = 0 V $R_{L1}$ = $R_{L2}$ = 60 $\Omega$ , $C_L$ = open; See Figure 7-1		95	140		
		Dominant Two channels <sup>(1)</sup>	TCAN1046A: STB1 = STB2 = 0 V TXDx = TXDy = 0 V $R_{L1}$ = $R_{L2}$ = 50 $\Omega$ , $C_L$ = open; See Figure 7-1		100	160		
Icc	with bus fault CANy recessive(1) (2)  CANx dominar with bus fault CANy dominant(1) (2)		TCAN1046A: STB1 = STB2 = 0 V TXDx = $V_{CC1}$ , TXDy = $V_{CC2}$ $R_{L1}$ = $R_{L2}$ = 50 $\Omega$ , $C_L$ = open; See Figure 7-1		10	15	mA	
66			TCAN1046A: STB1 = STB2 = 0 V TXDx = $V_{CC1}$ , TXDy = $V_{CC2}$ CANHx = CANLx = $\pm 25$ V $R_{Lx}$ = open, $R_{Ly}$ = 50 $\Omega$ , $C_L$ = open; See Figure 7-1		90	137.5	mA	
			TCAN1046A: STB1 = STB2 = 0 V TXDx = TXDy = 0 V CANHx = CANLx = $\pm$ 25 V R <sub>Lx</sub> = open, R <sub>Ly</sub> = 50 $\Omega$ , C <sub>L</sub> = open; See Figure 7-1		135	210	mA	
			$\begin{split} & TCAN1046A: STB1 = STB2 = 0 \ V \\ & TXDx = TXDy = 0 \ V \\ & CANH1 = CANL1 = \pm 25 \ V \\ & CANH2 = CANL2 = \pm 25 \ V \\ & R_{Lx} = R_{Ly} = \text{open} \ , C_L = \text{open}; \\ & See \ Figure \ 7-1 \end{split}$		170	260	mA	
	Supply current Standby mode		TCAN1046A: STB1 = $V_{CC1}$ , STB2 = $V_{CC2}$ TXDx = $V_{CC1}$ , TXDy = $V_{CC2}$ R <sub>Lx</sub> = R <sub>Ly</sub> = 60 $\Omega$ , C <sub>L</sub> = open See Figure 7-1		17.5	32	μА	
UV <sub>CC</sub>	Rising undervoltage detection	on on V <sub>CC1/2</sub>			4.2	4.4	V	
	Falling undervoltage detecti	on on V <sub>CC1/2</sub>		3.5	4	4.25	V	
V <sub>HYS(UVC</sub>	Hysteresis voltage on UV <sub>CC</sub>	:1/2			200		mV	

- (1) TXD1 and TXD2 are interchangeable for TXDx and TXDy
- (2) CAN1 and CAN2 are interchangeable for CANx and CANy

# 6.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D	One channel average power dissipation	$V_{CC}$ = 5 V, $T_{J}$ = 27°C, $R_{L}$ = 60 $\Omega$ , TXD input = 250 kHz 50% duty cycle square wave, $C_{L\_RXD}$ = 15 pF		95		mW
P <sub>D</sub>	Normal mode	$V_{CC}$ = 5.5 V, $T_{J}$ = 150°C, $R_{L}$ = 60 $\Omega$ , TXD input = 2.5 MHz 50% duty cycle square wave, $C_{L,RXD}$ = 15 pF		120		mW
T <sub>TSD</sub>			175	195	210	°C
T <sub>TSD(HYS)</sub>				12		C

Product Folder Links: TCAN1046A-Q1



## **6.8 Electrical Characteristics**

Over recommended operating conditions with  $T_J$  = -40°C to 150°C (unless otherwise noted), CAN electrical parameters apply to both channels

	PARAMETER		TEST CONDITIONS	MIN	TYP MA	X UNI
Driver Elect	rical Characteristics					
V <sub>O(DOM)</sub>	Dominant output voltage Normal mode	CANH	STB = 0 V TXD = 0 V $50 \Omega \le R_L \le 65 \Omega$ , $C_L$ = open; See Figure 7-2 and Figure 8-3	2.75	2.2	
V <sub>O(REC)</sub>	Recessive output voltage Normal mode	CANH and CANL	STB = 0 V TXD = V <sub>CC</sub> R <sub>L</sub> = open (no load); See Figure 7-2 and Figure 8-3	2	0.5 V <sub>CC</sub>	3 V
$V_{SYM}$	Driver symmetry (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )/V <sub>CC</sub>		STB = 0 V TXD = 250 kHz, 1 MHz, 2.5 MHz $R_L$ = 60 $\Omega$ , $C_{SPLIT}$ = 4.7 nF, $C_L$ = open; See Figure 7-2 and Figure 8-3	0.9	1	1 V/\
V <sub>SYM_DC</sub>	DC output symmetry (V <sub>CC</sub> - V <sub>O(CANL)</sub> )		STB = 0 V $R_L$ = 60 $\Omega$ , $C_L$ = open; See Figure 7-2 and Figure 8-3	-400	40	0 m\
			STB = 0 V TXD = 0 V $50 \Omega \le R_L \le 65 \Omega$ , $C_L$ = open; See Figure 7-2 and Figure 8-3	1.5		3 V
$V_{OD(DOM)}$	Differential output voltage Normal mode Dominant	CANH - CANL	$\begin{split} &STB = 0 \ V \\ &TXD = 0 \ V \\ &45 \ \Omega \leq R_L \leq 70 \ \Omega, \ C_L = open; \\ &See \ Figure \ 7-2 \ and \ Figure \ 8-3 \end{split}$	1.4	3	3 V
				$\begin{split} &STB = 0 \ V \\ &TXD = 0 \ V \\ &R_L = 2240 \ \Omega, \ C_L = open; \\ &See \ Figure \ 7-2 \ and \ Figure \ 8-3 \end{split}$	1.5	
$V_{\text{OD(REC)}}$	Differential output voltage Normal mode Recessive	CANH - CANL	STB = 0 V TXD = $V_{CC}$ $R_L$ = 60 $\Omega$ , $C_L$ = open; See Figure 7-2 and Figure 8-3	-120	1	2 mV
▼ OD(REC)			$\begin{split} &STB = 0 \ V \\ &TXD = V_{CC} \\ &R_{L} = open, \ C_{L} = open; \\ &See \ Figure \ 7-2 \ and \ Figure \ 8-3 \end{split}$	-50	5	0 mV
	CANH	CANH	STB = V <sub>CC</sub>	-0.1	0	1 V
V <sub>O(STB)</sub>	Bus output voltage Standby mode	CANL	R <sub>L</sub> = open;	-0.1	0	1 V
	Ctariaby mode	CANH - CANL	See Figure 7-2 and Figure 8-3	-0.2	0	2 V
1	Short-circuit steady-state output current,		STB = 0 V TXD = 0 V V <sub>(CANH)</sub> = -15 V to 40 V, CANL = open; See Figure 7-7 and Figure 8-3	<b>–115</b>		mA
Ios(ss_dom)	dominant Normal mode		STB = 0 V TXD = 0 V V <sub>(CAN_L)</sub> = -15 V to 40 V, CANH = open; See Figure 7-7 and Figure 8-3		11	5 mA
los(ss_rec)	Short-circuit steady-state output current, recessive Normal mode		$STB = 0 V$ $TXD = V_{CC}$ $-27 V \le V_{BUS} \le 32 V, \text{ where } V_{BUS} = CANH$ $= CANL;$ See Figure 7-7 and Figure 8-3	-5		5 mA
Receiver Ele	ectrical Characteristics					
V <sub>IT</sub>	Input threshold voltage Normal mode		STB = 0 V -12 V ≤ V <sub>CM</sub> ≤ 12 V; See Figure 7-3 and Table 8-5	500	90	0 mV
V <sub>IT(STB)</sub>	Input threshold Standby mode		$\begin{split} &STB = V_{CC} \\ &-12 \ V \le V_{CM} \le 12 \ V; \\ &See Figure 7-3 and Table 8-5 \end{split}$	400	115	0 mV



## **6.8 Electrical Characteristics (continued)**

Over recommended operating conditions with  $T_J$  = -40°C to 150°C (unless otherwise noted), CAN electrical parameters apply to both channels

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DOM}$	Dominant state differential input voltage range Normal mode	STB = 0 V -12 V ≤ V <sub>CM</sub> ≤ 12 V; See Figure 7-3 and Table 8-5	0.9		9	V
V <sub>REC</sub>	Recessive state differential input voltage range Normal mode	STB = 0 V -12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V; See Figure 7-3 and Table 8-5	-4		0.5	V
$V_{\text{DOM(STB)}}$	Dominant state differential input voltage range Standby mode	$\begin{split} &STB = V_{CC} \\ &-12 \; V \leq V_{CM} \leq 12 \; V; \\ &See \; Figure \; 7-3 \; and \; Table \; 8-5 \end{split}$	1.15		9	V
V <sub>REC(STB)</sub>	Recessive state differential input voltage range Standby mode	$\begin{split} &STB = V_{CC} \\ &-12\ V \le V_{CM} \le 12\ V; \\ &See\ Figure\ 7-3\ and\ Table\ 8-5 \end{split}$	-4		0.4	V
V <sub>HYS</sub>	Hysteresis voltage for input threshold Normal mode	STB = 0 V -12 V $\leq$ V <sub>CM</sub> $\leq$ 12 V; See Figure 7-3 and Table 8-5		115		mV
V <sub>CM</sub>	Common mode range Normal and standby modes	See Figure 7-3 and Table 8-5	-12		12	V
I <sub>LKG(IOFF)</sub>	Unpowered bus input leakage current (measured individually for each channel)	CANH = CANL = 5 V, V <sub>CC</sub> = GND			5	μA
Cı	Input capacitance to ground (CANH or CANL)	TVD = V			20	pF
C <sub>ID</sub>	Differential input capacitance	$TXD = V_{CC}$			10	pF
R <sub>ID</sub>	Differential input resistance	STB = 0 V	40		90	kΩ
R <sub>IN</sub>	Single ended input resistance (CANH or CANL)	$TXD = V_{CC}$ $-12 \text{ V} \le V_{CM} \le 12 \text{ V}$	20		45	kΩ
R <sub>IN(M)</sub>	Input resistance matching [1 – (R <sub>IN(CANH)</sub> / R <sub>IN(CANL)</sub> )] × 100 %	V <sub>(CAN_H)</sub> = V <sub>(CAN_L)</sub> = 5 V	-1		1	%
TXD Termin	al (CAN Transmit Data Input)					
V <sub>IH</sub>	High-level input voltage		0.7 V <sub>CC</sub>			V
V <sub>IL</sub>	Low-level input voltage				0.3 V <sub>CC</sub>	V
I <sub>IH</sub>	High-level input leakage current	TXD = V <sub>CC</sub> = 5.5 V	-2.5	0	1	μA
I <sub>IL</sub>	Low-level input leakage current	TXD = 0 V V <sub>CC</sub> = 5.5 V	-200	-100	-20	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	TXD = 5.5 V V <sub>CC</sub> = 0 V	-1	0	1	μA
Cı	Input capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 \text{ V}$		5		pF
RXD Termin	nal (CAN Receive Data Output)					
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = -2 mA; See Figure 7-3	0.8 V <sub>CC</sub>			V
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 2 mA; See Figure 7-3			0.2 V <sub>CC</sub>	V
I <sub>LKG(OFF)</sub>	Unpowered leakage current	RXD = 5.5 V V <sub>CC</sub> = 0 V	-1	0	1	μA
STB Termir	al (Standby Mode Input)					
V <sub>IH</sub>	High-level input voltage		0.7 V <sub>CC</sub>			٧
V <sub>IL</sub>	Low-level input voltage				0.3 V <sub>CC</sub>	٧
I <sub>IH</sub>	TCAN1046A high-level input leakage current STB	STB = V <sub>CC</sub> = 5.5 V	-2		2	μA
I <sub>IL</sub>	TCAN1046A low-level input leakage current STB	STB = 0 V V <sub>CC</sub> = 5.5 V,	-20		-2	μA
I <sub>LKG(OFF)</sub>	TCAN1046A unpowered leakage current	STB = 5.5V V <sub>CC</sub> = 0 V	-1		1	μA
	The state of the s	T. Control of the Con	1			

Product Folder Links: TCAN1046A-Q1



# **6.9 Switching Characteristics**

Over recommended operating conditions with  $T_J$  = -40°C to 150°C (unless otherwise noted). Parameters apply to both channels.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Device Switching Characteristics										
t <sub>PROP(LOOP1)</sub>	Total loop delay Driver input (TXD) to receiver output (RXD), recessive to dominant	$\begin{tabular}{ll} STB = 0 \ V \\ R_L = 60 \ \Omega, \ C_L = 100 \ pF, \ C_{L(RXD)} = 15 \ pF; \\ See \ Figure \ 7-4 \end{tabular}$		125	210	ns				
t <sub>PROP(LOOP2)</sub>	Total loop delay Driver input (TXD) to receiver output (RXD), dominant to recessive	$\begin{split} &\text{STB = 0 V} \\ &R_L = 60 \ \Omega, \ C_L = 100 \ \text{pF}, \ C_{L(RXD)} = 15 \ \text{pF}; \\ &\text{See Figure 7-4} \end{split}$		150	210	ns				
t <sub>MODE</sub>	Mode change time, from normal to standby or from standby to normal	See Figure 7-5			20	μs				
t <sub>WK_FILTER</sub>	Filter time for a valid wake-up pattern		0.5		1.8	μs				
t <sub>WK_TIMEOUT</sub>	Bus wake-up timeout		0.8		6	ms				
Driver Switchin	g Characteristics									
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive (dominant to recessive)			80		ns				
t <sub>pLD</sub>	Propagation delay time, low TXD to driver dominant (recessive to dominant)	STB = 0 V $R_L = 60 \Omega, C_L = 100 pF;$		70		ns				
t <sub>sk(p)</sub>	Pulse skew ( tpHR - tpLD )	See Figure 7-2		14		ns				
t <sub>R</sub>	Differential output signal rise time			28		ns				
t <sub>F</sub>	Differential output signal fall time			50		ns				
t <sub>TXD_DTO</sub>	Dominant timeout	STB = 0 V $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF; See Figure 7-6	1.2		4.0	ms				



# **6.9 Switching Characteristics (continued)**


Over recommended operating conditions with  $T_J$  = -40°C to 150°C (unless otherwise noted). Parameters apply to both channels.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Receiver Swit	ching Characteristics				•
t <sub>pRH</sub>	Propagation delay time, bus recessive input to high output (dominant to recessive)			81	ns
t <sub>pDL</sub>	Propagation delay time, bus dominant input to low output (recessive to dominant)	STB = 0 V C <sub>L(RXD)</sub> = 15 pF		66	ns
t <sub>R</sub>	RXD output signal rise time	- See Figure 7-3		10	ns
t <sub>F</sub>	RXD output signal fall time			10	ns
FD Timing Ch	aracteristics				•
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins t <sub>BIT(TXD)</sub> = 500 ns		450	52	5 ns
	Bit time on CAN bus output pins $t_{BIT(TXD)} = 200 \text{ ns}$		160	20	5 ns
	Bit time on CAN bus output pins $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$		85	130	) ns
	Bit time on RXD output pins t <sub>BIT(TXD)</sub> = 500 ns	STB = 0 V	410	54	) ns
t <sub>BIT(RXD)</sub>	Bit time on RXD output pins t <sub>BIT(TXD)</sub> = 200 ns	$R_L = 60 \Omega$ , $C_L = 100 pF$ , $C_{L(RXD)} = 15 pF$ $\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$ ;	130	210	) ns
	Bit time on RXD output pins $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$	See Figure 7-4	75	13	5 ns
t <sub>REC</sub>	Receiver timing symmetry t <sub>BIT(TXD)</sub> = 500 ns		-50	20	) ns
	Receiver timing symmetry t <sub>BIT(TXD)</sub> = 200 ns		-40	11	) ns
	Receiver timing symmetry t <sub>BIT(TXD)</sub> = 125 ns <sup>(1)</sup>		-40	10	) ns

<sup>(1)</sup> Measured during characterization and not an ISO 11898-2:2016 parameter.

Product Folder Links: TCAN1046A-Q1

## 6.10 Typical Characteristics





## 7 Parameter Measurement Information




Figure 7-1. I<sub>CC</sub> Test Circuit




Figure 7-2. Driver Test Circuit and Measurement




Figure 7-3. Receiver Test Circuit and Measurement

Submit Document Feedback




Figure 7-4. Transmitter and Receiver Timing Test Circuit and Measurement




Figure 7-5. t<sub>MODE</sub> Test Circuit and Measurement






Figure 7-6. TXD Dominant Timeout Test Circuit and Measurement




Figure 7-7. Driver Short-Circuit Current Test and Measurement

# 8 Detailed Description

## 8.1 Overview

The TCAN1046A-Q1 meets or exceeds the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard. The device has been certified to the requirements of ISO 11898-2:2016 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceiver provides a number of different protection features making it ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN1046A-Q1 supports the following CAN standards:

- CAN transceiver physical layer standards:
  - ISO 11898-2:2016 High speed medium access unit
  - ISO 11898-5:2007 High speed medium access unit with low-power mode
  - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125 kbps
  - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250 kbps
  - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500 kbps
  - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
  - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
- EMC requirements:
  - IEC 62228-3 EMC evaluation of transceivers CAN transceivers
  - VeLIO (Vehicle LAN Interoperability and Optimization) CAN and CAN-FD Transceiver Requirements
  - SAE J2962-2 Communication Transceivers Qualification Requirements CAN
- · Conformance test requirements:
  - ISO 16845-2 Road vehicles Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan

Copyright © 2021 Texas Instruments Incorporated

# 8.2 Functional Block Diagram




Figure 8-1. Block Diagram

## 8.3 Feature Description

#### 8.3.1 Pin Description

#### 8.3.1.1 TXD1 and TXD2

TXD1 and TXD2 are the logic-level signals, referenced to  $V_{CC1}/GND1$  domain and  $V_{CC2}/GND2$  domain respectively, from a CAN controller to the device.

## 8.3.1.2 GND1 and GND2

GND1 and GND2 are ground pins of the two channels integrated within the transceiver, both must be connected to the PCB ground.

## 8.3.1.3 $V_{CC1}$ and $V_{CC2}$

V<sub>CC1</sub> and V<sub>CC2</sub> provide the 5-V nominal power supply input to their respective CAN transceiver.

#### 8.3.1.4 RXD1 and RXD2

RXD1 and RXD2 are the logic-level output signals from the TCAN1046A-Q1 to a CAN controller.

## 8.3.1.5 CANH1, CANL1, CANH2, and CANL1

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

## 8.3.1.6 STB1 and STB2 (Standby)

The STB1 and STB2 are input pins used for mode control of the TCAN1046A-Q1. STB1 and STB2 can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation than the STB pins can be tied directly to GND.

#### 8.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See Figure 8-2 and Figure 8-3.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD1, TXD2, RXD1 and RXD2 pins. A recessive bus state occurs when the bus is biased to  $V_{CC}/2$  via the high-resistance internal input resistors ( $R_{IN}$ ) of the receiver and corresponds to a logic high on the TXD1, TXD2, RXD1 and RXD2 pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1046A-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See Figure 8-2 and Figure 8-3.





Figure 8-2. Bus States



- A. Normal Mode
- B. Standby Mode

Figure 8-3. Simplified Recessive Common Mode Bias Unit and Receiver

## 8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period  $t_{TXD\_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit,  $t_{TXD\_DTO}$ , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant time out. The receiver remains active and biased to  $V_{CC}/2$  and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using Equation 1.

Minimum Data Rate = 11 bits / 
$$t_{TXD\ DTO}$$
 = 11 bits / 1.2 ms = 9.2 kbps (1)




Figure 8-4. Example Timing Diagram for TXD Dominant Timeout

### 8.3.4 CAN Bus Short-Circuit Current Limiting

The TCAN1046A-Q1 has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states, thus the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common-mode choke for the CAN design the average power rating, I<sub>OS(AVG)</sub>, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. The protocol allows for a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using Equation 2.

#### Where:

- I<sub>OS(AVG)</sub> is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS)</sub> REC is the recessive steady state short-circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short-circuit current

This short-circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers  $V_{CC}$  supply.

#### 8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1046A-Q1 exceeds the thermal shutdown threshold,  $T_{TSD}$ , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below  $T_{TSD}$ . The CAN bus pins are biased to  $V_{CC}/2$ 

during a TSD fault and the receiver to RXD path remains operational. The TCAN1046A-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

### 8.3.6 Undervoltage Lockout

The supply pin, V<sub>CC</sub>, has undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

**Table 8-1. Undervoltage Lockout** 

V <sub>cc</sub>	DEVICE STATE	BUS	RXD PIN		
> UV <sub>VCC</sub>	Normal	Per TXD	Mirrors bus		
< UV <sub>VCC</sub>	Protected	High impedance (1)	High impedance		

(1)  $V_{CC} = GND$ , see  $I_{LKG(OFF)}$ 

Once the undervoltage condition is cleared and t<sub>MODE</sub> has expired the TCAN1046A-Q1 transitions to normal mode and the host controller can send and receive CAN traffic again.

#### 8.3.7 Unpowered Device

The TCAN1046A-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

### 8.3.8 Floating pins

The TCAN1046A-Q1 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used, an adequate external pull-up resistor must be chosen. This pull-up resistor allows the TXD output of the CAN controller to maintain acceptable bit time to the input of the CAN transceiver. See Table 8-2 for details on pin bias conditions.

Table 8-2. Pin Bias

Pin	Pull-up or Pull-down	Comment
TXD1 and TXD2	Pull-up	Weakly biases TXD1 and TXD2 towards recessive to prevent bus blockage or TXD DTO triggering
STB1 and STB2	Pull-up	Weakly biases STB1 and STB2 towards low-power standby mode to prevent excessive system power

#### 8.4 Device Functional Modes

#### 8.4.1 Operating Modes

The TCAN1046A-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB1 and STB2 pins on the device.

Table 8-3. Operating Modes

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

#### 8.4.2 Normal Mode

This is the normal operating mode of the TCAN1046A-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD1 and TXD2 inputs

Product Folder Links: TCAN1046A-Q1

to a differential output on the CANH1, CANL1 and CANH2, CANL2 bus pins. The receiver is translating the differential signal from CANH1, CANL1 and CANH2, CANL2 to a digital output on the RXD1 and RXD2 outputs.

### 8.4.3 Standby Mode

This is the low-power mode of the TCAN1046A-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD1 or RXD2 depending on the channel which received the WUP as shown in Figure 8-5. The local CAN protocol controller should monitor RXD1 and RXD2 for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB1 and STB2 pin low. The CAN bus pins are weakly pulled to GND in this mode; see Figure 8-2 and Figure 8-3.

### 8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1046A-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN1046A-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the  $t_{WK\_FILTER}$  time. Due to variability in  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP and thus no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than  $t_{WK\_FILTER(MAX)}$  are always detected as part of a WUP, and thus a wake request is always generated. See Figure 8-5 for the timing diagram of the wake-up pattern.

The pattern and  $t_{WK\_FILTER}$  time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The  $t_{WK\_FILTER}$  timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value  $t \le t_{WK\_TIMEOUT}$ . If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See Figure 8-5 for the timing diagram of the wake-up pattern with wake timeout feature.

Copyright © 2021 Texas Instruments Incorporated






Figure 8-5. Wake-Up Pattern (WUP) with t<sub>WK\_TIMEOUT</sub>

## 8.4.4 Driver and Receiver Function

The digital logic input and output levels for the TCAN1046A-Q1 are CMOS levels with respect to  $V_{CC}$  and are compatible with protocol controllers having 5-V I/O levels.

**Table 8-4. Driver Function Table** 

Device Mode	TXD Input	Bus O	utputs	Driven Bus State <sup>(2)</sup>		
Device widge	1 AD IIIput	CANH	CANL	Driven bus State		
Normal	Low	High	Low	Dominant		
Noma	High or open	High impedance	High impedance	Biased recessive		
Standby	Standby X <sup>(1)</sup>		High impedance	Weak pull-down to ground		

- (1) X = irrelevant
- (2) For bus state and bias see Figure 8-2 and Figure 8-3

Table 8-5. Receiver Function Table Normal and Standby Mode

Table 0-3. Neceiver i direttori fable Normai and Standby Mode							
Device Mode	CAN Differential Inputs V <sub>ID</sub> = V <sub>CANH</sub> - V <sub>CANL</sub>	Bus State	RXD Pin				
	V <sub>ID</sub> ≥ 0.9 V	Dominant	Low				
Normal	0.5 V < V <sub>ID</sub> < 0.9 V	Undefined	Undefined				
	V <sub>ID</sub> ≤ 0.5 V	Recessive	High				
	V <sub>ID</sub> ≥ 1.15 V	Dominant	High				
Standby	0.4 V < V <sub>ID</sub> < 1.15 V	Undefined	Low if a remote wake event				
	V <sub>ID</sub> ≤ 0.4 V	Recessive	occurred				
Any	Open (V <sub>ID</sub> ≈ 0 V)	Open	High				

Product Folder Links: TCAN1046A-Q1

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

## 9.2 Typical Application

The TCAN1046A-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. Figure 9-1 shows a typical configuration for 5 V controller applications. The bus termination is shown for illustrative purposes.




Figure 9-1. Transceiver Application Using 5 V I/O Connections

### 9.2.1 Design Requirements

#### 9.2.1.1 CAN Termination

Termination may be a single  $120-\Omega$  resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used,

see Figure 9-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




Figure 9-2. CAN Bus Termination Concepts

## 9.2.2 Detailed Design Procedures

## 9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1046A-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system-level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems-level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from 50  $\Omega$  to 65  $\Omega$  where the differential output must be greater than 1.5 V. The TCAN1046A-Q1 is specified to meet the 1.5-V requirement down to 50  $\Omega$  and is specified to meet 1.4-V differential output at 45 $\Omega$  bus load. The differential input resistance of the TCAN1046A-Q1 is a minimum of 40 k $\Omega$ . If 100 TCAN1046A-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- $\Omega$  differential load in parallel with the nominal 60  $\Omega$  bus termination which gives a total bus load of approximately 52  $\Omega$ . Therefore, the TCAN1046A-Q1 theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity; thus, a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility. the CAN network system must be design for robust network operation.





Figure 9-3. Typical CAN Bus

## 9.2.3 Application Curves



# 10 Power Supply Recommendations

The TCAN1046A-Q1 dual transceiver is designed to operate with a main  $V_{CC1}$  and  $V_{CC2}$  input voltage supply range between 4.5 V and 5.5 V. The  $V_{CC}$  supply inputs must be well regulated. A decoupling capacitor, typically 100 nF, should be placed near the CAN transceiver's main  $V_{CC1}$  and  $V_{CC2}$  supply pins.

## 11 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and automotive design requirements. Since transient disturbances have high-frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

## 11.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and
  noise from propagating onto the board. This layout example shows optional transient voltage suppression
  (TVS) diodes, D1 and D2, which may be implemented if the system-level requirements exceed the specified
  rating of the transceiver. This example also shows optional bus filter capacitors C4, C5, C6 and C8.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V<sub>CC1</sub> and V<sub>CC2</sub> of the transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

#### Note

High frequency current follows the path of least impedance and not the path of least resistance.

• This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R7 and R8 for channel 1, R9 and R10 for channel 2 with the center or split tap of the termination connected to ground via capacitor C3 and C7. Split termination provides common-mode filtering for the bus. See CAN Termination, CAN Bus Short Circuit Current Limiting, and Equation 2 for information on termination concepts and power ratings needed for the termination resistor(s).

## 11.2 Layout Example




Figure 11-1. Layout Example



# 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	( )			(-)	(4)	(5)		(-,
TCAN1046ADMTRQ1	Active	Production	VSON (DMT)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1046A
TCAN1046ADMTRQ1.A	Active	Production	VSON (DMT)   14	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1046A
TCAN1046ADMTRQ1.B	Active	Production	VSON (DMT)   14	3000   LARGE T&R	-	Call TI	Call TI	-40 to 150	
TCAN1046ADRQ1	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046A
TCAN1046ADRQ1.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	1046A
TCAN1046ADRQ1.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	-	Call TI	Call TI	-40 to 150	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 18-Jul-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1046ADMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN1046ADRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1046ADMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TCAN1046ADRQ1	SOIC	D	14	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3 x 4.5, 0.65 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated