







TCA9517-Q1 SCPS237A - JUNE 2018 - REVISED FEBRUARY 2022

TCA9517-Q1 Level-Shifting I2C Bus Repeater

1 Features

- AEC-Q100 Qualified for automotive applications
 - Device temperature: –40°C to 125°C T_A
 - Device HBM classification Level: ±5500-V
 - Device CDM classification Level: ±1000-V
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Two-channel bidirectional buffer
- I²C Bus and SMBus compatible
- Operating Supply Voltage Range of 0.9-V to 5.25-V on A-side
- · Operating supply voltage range of 2.7-V to 5.25-V on B-side
- · Voltage-level translation from 0.9-V to 5.25-V and 2.7-V to 5.25-V
- · Active-high repeater-enable input
- Open-drain I²C I/O
- 5.25-V tolerant I²C and enable input support mixed-mode signal operation
- Accommodates standard mode and fast mode I²C devices and multiple controller
- High-impedance I²C pins when powered-off
- Latch-up performance exceeds 100 mA Per JESD 78, class II

2 Applications

- Servers
- Routers (telecom switching equipment)
- Industrial equipment
- Products with Many I²C targets and/or long PCB traces

3 Description

The TCA9517-Q1 is a bidirectional buffer with level shifting capabilities for I²C and SMBus systems. It supplies bidirectional voltage-level translation (uptranslation and/or down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.25 V) in mixed-mode applications. This device enables I²C and SMBus systems to be extended without loss of performance, even during level shifting.


The TCA9517-Q1 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I²C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I²C application.

The TCA9517-Q1 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are overvoltage tolerant to 5.25 V, even when the device is unpowered (V_{CCB} and/or $V_{CCA} = 0 V$).

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TCA9517-Q1	VSSOP (8)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic



Table of Contents

1 Features1	9.2 Functional Block Diagram11
2 Applications1	9.3 Feature Description12
3 Description1	9.4 Device Functional Modes12
4 Revision History2	10 Application and Implementation13
5 Description (continued)3	10.1 Application Information
6 Pin Configuration and Functions4	10.2 Typical Application13
7 Specifications5	11 Power Supply Recommendations16
7.1 Absolute Maximum Ratings5	12 Layout17
7.2 ESD Ratings5	12.1 Layout Guidelines17
7.3 Recommended Operating Conditions5	12.2 Layout Example17
7.4 Thermal Information6	13 Device and Documentation Support18
7.5 Electrical Characteristics7	13.1 Device Support
7.6 Timing Requirements7	13.2 Receiving Notification of Documentation Updates 18
7.7 I ² C Interface Switching Characteristics8	13.3 Support Resources18
7.8 Typical Characteristics9	13.4 Trademarks18
8 Parameter Measurement Information10	13.5 Electrostatic Discharge Caution18
9 Detailed Description11	13.6 Glossary18
9.1 Overview	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision * (June 2018) to Revision A (February 2022)	Page
•	Changed all instances of legacy terminology to controller and target where mentioned	1
•	Added Feature "Functional Safety-Capable"	1
	·	

5 Description (continued)

The buffer design on the B-side prevents its use in series with devices that use static voltage offset. The devices do not recognize buffered low signals as a valid low, and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.25 V. The output low level for this internal buffer is approximately 0.5 V. The input voltage must be more than 70 mV below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.25 V, and drive more current. They do not require the buffered low feature (or the static offset voltage). A low signal on the B-side translates to a nearly 0 V low on the A-side. This accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low. The input level is set at $0.3 \times V_{CCA}$ to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517-Q1 devices can be connected together. This allows many topographies (See Figure 8 and Figure 9) with the A-side as the common bus. The A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517-Q1 devices can be connected in series, A-side to B-side, with no buildup in offset voltage, and with only time-of-flight delays to consider. The TCA9517-Q1 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the $0.3 \times V_{CCA}$ reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517-Q1 logic and all I/Os are powered by the VCCB pin.

As with the standard I²C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517-Q1 has standard open-drain configuration of the I²C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I²C devices in addition to SMBus devices. Standard mode I²C devices only specify 3 mA in a generic I²C system, where Standard mode devices and multiple controllers are possible. Higher termination currents can be used in some cases.



6 Pin Configuration and Functions




Figure 6-1. DGK (VSSOP) Package, 8-Pin, Top View

Table 6-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	TIPE	DESCRIPTION
1	VCCA	Supply	A-side supply voltage (0.9 V to 5.25 V)
2	SCLA	Input/Output	Serial clock bus, A-side. Connect to V _{CCA} through a pull-up resistor. If unused, connect directly to ground.
3	SDAA	Input/Output	Serial data bus, A-side. Connect to V _{CCA} through a pull-up resistor. If unused, connect directly to ground.
4	GND	Ground	Ground
5	EN	Input	Active-high repeater enable input
6	SDAB	Input/Output	Serial data bus, B-side. Connect to V _{CCB} through a pull-up resistor. If unused, connect directly to ground.
7	SCLB	Input/Output	Serial clock bus, B-side. Connect to V _{CCB} through a pull-up resistor. If unused, connect directly to ground.
8	VCCB	Supply	B-side and device supply voltage (2.7 V to 5.25 V)

Submit Document Feedback



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V _{CCB}	Supply voltage range			-0.5	7	V
V_{CCA}	Supply voltage range			-0.5	7	V
VI	Enable input voltage range ⁽²⁾		-0.5	7	V	
V _{I/O}	I ² C bus voltage range ⁽²⁾			-0.5	7	V
I _{IK}	Input clamp current	V _I < 0			-50	A
I _{OK}	Output clamp current	V _O < 0			-50	mA
	Continuous output current				±50	mA
I _O	Continuous current through V _{CC} or GND				±100	mA
T _{stg}	Storage temperature range				150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5500	
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		V	
	Machine model (A115-A)	±200		

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage, A-side bus		0.9 ⁽²⁾	5.25	V
V	Supply voltage, B-side bus	V _{CCA} ≤ V _{CCB}	2.7	5.25	V
V _{CCB}	Supply voltage, b-side bus	V _{CCA} > V _{CCB}	2.9	5.25	V
		SDAA, SCLA	0.7 × V _{CCA}	5.25	
V _{IH}	High-level input voltage	SDAB, SCLB	0.7 × V _{CCB}	5.25	V
		EN	0.7 × V _{CCB}	5.25	
		SDAA, SCLA		0.3 × V _{CCA}	
V _{IL}	Low-level input voltage	SDAB, SCLB ⁽¹⁾		0.3 × V _{CCB}	V
		EN		0.3 × V _{CCB}	
I _{OL}	Low-level output current			6	mA
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ V_{IL} specification is for the first low level seen by the SDAB and SCLB lines. V_{ILC} is for the second and subsequent low levels seen by the SDAB and SCLB lines. See Section 10.2.2.2 for V_{ILC} application information

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Low-level supply voltage



7.4 Thermal Information

		TCA9517-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	59.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	108.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	106.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 V_{CCB} = 2.7 V to 5.25 V, GND = 0 V, T_A = -40°C to 125°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{CCB}	MIN	TYP	MAX	UNIT		
V _{IK}	Input clamp voltage		I _I = -18 mA	2.7 V to 5.25 V			-1.2	V		
V _{OL}	Low-level output voltage	SDAB, SCLB	I _{OL} = 100 μA or 6 mA, V _{ILA} = V _{ILB} = 0 V	2.7 V to 5.25 V	0.45	0.52	0.6	V		
	voitage	SDAA, SCLA	I _{OL} = 6 mA] [0.1	0.2			
V _{OL} – V _{ILc}	Low-level input voltage below low-level output voltage	SDAB, SCLB	ensured by design	2.7 V to 5.25 V		70		mV		
V _{ILC}	SDA and SCL low-level input voltage contention	SDAB, SCLB		2.7 V to 5.25 V		0.4		V		
Icc	Quiescent supply current for V _{CCA}		Both channels low, SDAA = SCLA = GND and SDAB = SCLB = open, or SDAA = SCLA = open and SDAB = SCLB = GND				1	mA		
			Both channels high, SDAA = SCLA = V _{CCA} and SDAB = SCLB = V _{CCB} and EN = V _{CCB}		1.5 5		5	mA		
I _{CC}	Quiescent supply current		Both channels low, SDAA = SCLA = GND and SDAB = SCLB = open	5.25 V		1.5	5			
			In contention, SDAA = SCLA = GND and SDAB = SCLB = GND			3	5			
			CDAR COLD	SDAB, SCLB	V _I = V _{CCB}				±1	
	20,	30.	SDAB, SCLB	V _I = 0.2 V	1			10		
	In word to also me assumed		V _I = V _{CCB}	0.7./ 1. 5.05./			±1			
I _I	Input leakage current	SDAA, SCLA	V _I = 0.2 V	2.7 V to 5.25 V			10	μA		
			V _I = V _{CCB}	1			±1			
		EN	V _I = 0.2 V			-10	-30			
	High-level output	SDAB, SCLB	V - 2 C V	0.7.1/4, 5.05.1/			10			
Іон	leakage current	SDAA, SCLA	$-V_0 = 3.6 \text{ V}$	2.7 V to 5.25 V			10	μA		
		EN	V _I = 3 V or 0 V	3.3 V		6	10	pF		
Cı	Input capacitance	SCLA, SCLB	V _I = 3 V or 0 V	3.3 V		8	13			
		SOLA, SOLB	v ₁ - 3 v 0i 0 v	0 V		7	11			
C _{IO}	Input/output	SDAA, SDAB	V _I = 3 V or 0 V	3.3 V		8	13	pF		
010	capacitance	SDAA, SDAB	v ₁ – 5 v 0i 0 v	0 V		7	11	PΓ		

7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
t _{su}	Setup time, EN high before Start condition ⁽¹⁾	100		ns
t _h	Hold time, EN high after Stop condition ⁽¹⁾	100		ns

⁽¹⁾ EN should change state only when the global bus and the repeater port are in an idle state.



7.7 I²C Interface Switching Characteristics

 V_{CCB} = 2.7 V to 5.25 V, GND = 0 V, T_A = -40°C to 125°C (unless otherwise noted)(1) (4)

CCB	PARAMET	ER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP ⁽⁵⁾	MAX	UNIT
t	Propagation delay	,	SDAB, SCLB ⁽³⁾ (see Figure 8-4)	SDAA, SCLA ⁽³⁾ (see Figure 8-4)			141	250	ns
t _{PLZ}	Fropagation delay	1	SDAA, SCLA ⁽²⁾ (see Figure 8-3)	SDAB, SCLB ⁽²⁾ (see Figure 8-3)			74	110	
			SDAB, SCLB	SDAA, SCLA	V _{CCA} ≤ 2.7 V (see Figure 8-2)		76 ⁽⁶⁾	110	
t _{PZL}	PZL Propagation delay		SDAB, SCEB	ODAA, OOLA	V _{CCA} ≥ 3 V (see Figure 8-2)		95	290	ns
			SDAA, SCLA ⁽²⁾ (see Figure 8-3)	SDAB, SCLB ⁽²⁾ (see Figure 8-3)			107	230	
	.				V _{CCA} ≤ 2.7 V (see Figure 8-3)		12		
t _{TLH}	B-side to A s Transition time	B-side to A side	80%	20%	V _{CCA} ≥ 3 V (see Figure 8-3)		42		ns
		A side to B-side (see Figure 8-2)					125		
	B : 1 1 A : 1	B-side to A side		20%	V _{CCA} ≤ 2.7 V (see Figure 8-3)		67 ⁽⁶⁾	200	
t _{THL}	Transition time		80%		V _{CCA} ≥ 3 V (see Figure 8-3)		86	240	ns
		A side to B-side (see Figure 8-2)					48	120	

Times are specified with loads of 1.35-kΩ pull-up resistance and 50-pF load capacitance on the B-side. On the A side, for 0.9-V ≤ V_{CCA} ≤ 2.7-V, a 167-Ω pull-up and 57-pF load capacitance. For V_{CCA} ≥ 3.0-V, a 450-Ω pull-up and 57-pF load capacitance. Different load resistance and capacitance alter the RC time constant, thereby changing the propagation delay and transition times.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

The proportional delay data from A to B-side is measured at 0.3 V_{CCA} on the A side to 1.5 V on the B-side.


⁽³⁾ The t_{PLH} delay data from B to A side is measured at 0.4 V on the B-side to 0.5 V_{CCA} on the A side when V_{CCA} is less than 2 V, and 1.5 V on the A side if V_{CCA} is greater than 2 V.


pull-up voltages are V_{CCA} on the A side and V_{CCB} on the B-side.

Typical values were measured with $V_{CCA} = V_{CCB} = 3.3 \text{ V}$ at $T_A = 25^{\circ}\text{C}$, unless otherwise noted. Typical value measured with $V_{CCA} = 2.7 \text{ V}$ at $T_A = 25^{\circ}\text{C}$

7.8 Typical Characteristics


 V_{CCA} = 0.9 V, V_{CCB} = 2.7 V







8 Parameter Measurement Information



TEST CIRCUIT FOR OPEN-DRAIN OUTPUT

Copyright © 2017, Texas Instruments Incorporated

- A. R_L = 167 Ω (0.9 V to 2.7 V) and R_L = 450 Ω (3.0 V to 5.25 V) on the A side and 1.35 k Ω on the B-side
- R_T termination resistance should be equal to Z_{OUT} of pulse generators.
- C_L includes probe and jig capacitance. C_L = 50 pF when on the B-side. C.
- D. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
- E. The outputs are measured one at a time, with one transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd}.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- H. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 8-1. Test Circuit




Figure 8-2. Waveform 1 - Propagation Delay and Transition Times for B-side to A-side

Figure 8-3. Waveform 2 - Propagation Delay and **Transition Times for A-side to B-side**




Figure 8-4. Waveform 3 - Propagation Delay for B-side to A-side



9 Detailed Description


9.1 Overview

The TCA9517-Q1 is a bidirectional buffer with level shifting capabilities for I²C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.25 V) in mixed-mode applications. This device enables I²C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517-Q1 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I^2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I^2C application.

The TCA9517-Q1 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.25 V, even when the device is unpowered (V_{CCB} and/or V_{CCA} = 0 V).

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Two-Channel Bidirectional Buffer

The TCA9517-Q1 is a two-channel bidirectional buffer with level-shifting capabilities

9.3.2 Active-High Repeater-Enable Input

The TCA9517-Q1 has an active-high enable (EN) input with an internal pull-up to V_{CCB} , which allows the user to select when the repeater is active. This can be used to isolate a badly behaved target on power-up reset. The EN input should change state only when the global bus and repeater port are in an idle state, to prevent system failures.

9.3.3 V_{OL} B-Side Offset Voltage

The B-side drivers operate from 2.7 V to 5.25 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released. This type of design prevents 2 B-side ports from being connected to each other.

9.3.4 Standard Mode and Fast Mode Support

The TCA9517-Q1 supports standard mode as well as fast mode I²C. The maximum system operating frequency will depend on system design and the delays added by the repeater.

9.3.5 Clock Stretching Support

The TCA9517-Q1 can support clock stretching, but care needs to be taken to minimize the overshoot voltage presented during the hand-off between the target and controller. This is best done by increasing the pull-up resistor value.

9.4 Device Functional Modes

Table 9-1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDAA = SDAB SCLA = SCLB

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

A typical application is shown in Figure 10-1. In this example, the system controller is running on a 3.3 V I²C bus, and the target is connected to a 1.2 V I²C bus. Both buses run at 400 kHz. Controller devices can be placed on either bus.

The TCA9517-Q1 is 5-V tolerant, so it does not require any additional circuitry to translate between 0.9 V to 5.25 V bus voltages and 2.7 V to 5.25 V bus voltages.

When the A side of the TCA9517-Q1 is pulled low by a driver on the I^2C bus, a comparator detects the falling edge when it goes below $0.3 \times V_{CCA}$ and causes the internal driver on the B-side to turn on, causing the B-side to pull down to about 0.5 V. When the B-side of the TCA9517-Q1 falls, first a CMOS hysteresis-type input detects the falling edge and causes the internal driver on the A side to turn on and pull the A-side pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 10-3 and Figure 10-4. If the bus controller in Figure 10-1 were to write to the target through the TCA9517-Q1, waveforms shown in Figure 10-3 would be observed on the A bus. This looks like a normal I^2C transmission, except that the high level may be as low as 0.9 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B-side bus of the TCA9517-Q1, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the TCA9517-Q1. After the eighth clock pulse, the data line is pulled to the V_{OL} of the target device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver in the TCA9517-Q1 for a short delay, while the A-bus side rises above $0.3 \times V_{CCA}$ and then continues high.

10.2 Typical Application




Figure 10-1. Typical Application Schematic

10.2.1 Design Requirements

For the level translating application, the following should be true:

- V_{CCA} = 0.9 V to 5.25 V
- V_{CCB} = 2.7 to 5.25 V
- B-side ports must not be connected together

10.2.2 Detailed Design Procedure

10.2.2.1 Clock Stretching Support

The TCA9517-Q1 can support clock stretching, but care needs to be taken to minimize the overshoot voltage presented during the hand-off between the target and controller. This is best done by increasing the pull-up resistor value.

10.2.2.2 V_{ILC} and Pullup Resistor Sizing

For the TCA9517-Q1 to function correctly, all devices on the B-side must be able to pull the B-side below the voltage input low contention level (V_{ILC}). This means that the V_{OL} of any device on the B-side must be below 0.4 V.

 V_{OL} of a device can be adjusted by changing the I_{OL} through the device which is set by the pull-up resistance value. The pull-up resistance on the B-side must be carefully selected to ensure that logic levels will be transferred correctly to the A-side.




Figure 10-2. Typical Star Application

Multiple A sides of TCA9517-Q1s can be connected in a star configuration, allowing all nodes to communicate with each other.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




Figure 10-3. Typical Series Application

To further extend the I^2C bus for long traces/cables, multiple TCA9517-Q1s can be connected in series as long as the A-side is connected to the B-side. I^2C bus target devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.




Figure 10-4. Bus A (0.9 V to 5.25 V Bus) Waveform




Figure 10-5. Bus B (2.7 V to 5.25 V Bus) Waveform

10.2.3 Application Curve




Figure 10-6. Voltage Translation at 400 kHz, $V_{CCA} = 0.9 \text{ V}$, $V_{CCB} = 2.7 \text{ V}$

11 Power Supply Recommendations

 V_{CCB} and V_{CCA} can be applied in any sequence at power up. The TCA9517-Q1 includes a power-up circuit that keeps the output drivers turned off until V_{CCB} is above 2.5 V and the V_{CCA} is above 0.8 V. After power up and with the EN high, a low level on the A-side (below $0.3 \times V_{CCA}$) turns the corresponding B-side driver (either SDA or SCL) on and drives the B-side down to approximately 0.5 V. When the A-side rises above $0.3 \times V_{CCA}$, the B-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. When the B-side falls first and goes below $0.3 \times V_{CCB}$, the A-side driver is turned on and the A-side pulls down to 0 V. The B-side pull-down is not enabled unless the B-side voltage goes below 0.4 V. If the B-side low voltage does not go below 0.5 V, the A-side driver turns off when the B-side voltage is above $0.7 \times V_{CCB}$. If the B-side low voltage goes below 0.4 V, the B-side pull-down driver is enabled, and the B-side is able to rise to only 0.5 V until the A-side rises above $0.3 \times V_{CCA}$.

TI recommends using a decoupling capacitor and placing it close to the VCCA and VCCB pins of a value of about 100 nF.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



12 Layout

12.1 Layout Guidelines

There are no special layout procedures required for the TCA9517-Q1.

It is recommended that the decoupling capacitors be placed as close to the VCC pins as possible.

12.2 Layout Example

Figure 12-1 shows an example layout of the DGK package.




Figure 12-1. TCA9517-Q1A Layout Example



13 Device and Documentation Support

13.1 Device Support

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

WHAN ti com

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9517DGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1N2
TCA9517DGKRQ1.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1N2

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TCA9517-Q1:

Catalog: TCA9517

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product

www.ti.com 10-Jan-2022

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9517DGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 10-Jan-2022



*All dimensions are nominal

ĺ	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TCA9517DGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0	



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated