

SN74LXC2T45 Dual-Bit Dual-Supply Bus Transceiver with Configurable Level Shifting

1 Features

- Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
- Robust, glitch-free power supply sequencing
- Up to 420-Mbps support for 3.3 V to 5.0 V
- Schmitt-trigger inputs allow for slow or noisy inputs
- I/O's with integrated dynamic pull-down resistors help reduce external component count
- Control inputs with integrated static pull-down resistors allow for floating control inputs
- High drive strength (up to 32 mA at 5 V)
- Low power consumption
 - 3- μ A maximum (25°C)
 - 6- μ A maximum (–40°C to 125°C)
- V_{CC} isolation and V_{CC} disconnect ($I_{off-float}$) feature
 - If either V_{CC} supply is < 100 mV or disconnected, all I/O's get pulled-down and then become high-impedance
- I_{off} supports partial-power-down mode operation
- Compatible with LVC family level shifters
- Control logic (DIR) are referenced to V_{CCA}
- Operating temperature from –40°C to +125°C
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 4000-V human-body model
 - 1000-V charged-device model

2 Applications

- Eliminate slow or noisy input signals
- Driving indicator LEDs or Buzzers
- Debouncing a mechanical switch
- Infotainment head unit
- ADAS fusion

3 Description


The SN74LXC2T45 is a dual-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pin (DIR) are referenced to V_{CCA} logic levels, and Bx pins are referenced to V_{CCB} logic levels. The A port is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A. See [Device Functional Modes](#) for a summary of the operation of the control logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LXC2T45	SM8 (DCT) (8) ⁽²⁾	2.95 mm × 2.80 mm
	VSSOP (DCU) (8)	2.30 mm × 2.00 mm
	SON (DTT) (8)	1.95 mm × 1.00 mm
	X2SON (DTM) (8)	1.35 mm × 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Preview package



Functional Block Diagram



Table of Contents

1 Features	1	9 Partial Power Down (I_{off})	21
2 Applications	1	10 V_{CC} Isolation and V_{CC} Disconnect ($I_{off-float}$)	21
3 Description	1	11 Over-Voltage Tolerant Inputs	22
4 Revision History	2	12 Glitch-Free Power Supply Sequencing	22
5 Pin Configuration and Functions	3	13 Negative Clamping Diodes	23
6 Specifications	4	14 Fully Configurable Dual-Rail Design	23
6.1 Absolute Maximum Ratings.....	4	15 Supports High-Speed Translation	23
6.2 ESD Ratings.....	4	16 Device Functional Modes	23
6.3 Recommended Operating Conditions.....	5	17 Application and Implementation	24
6.4 Thermal Information.....	5	17.1 Application Information.....	24
6.5 Electrical Characteristics.....	6	17.2 Enable Times.....	24
6.6 Switching Characteristics: T_{sk} , T_{MAX}	9	17.3 Typical Application.....	24
6.7 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1$ V.....	10	18 Power Supply Recommendations	25
6.8 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1$ V.....	11	19 Layout	26
6.9 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15$ V.....	12	19.1 Layout Guidelines.....	26
6.10 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2$ V.....	13	19.2 Layout Example.....	26
6.11 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3$ V.....	14	20 Device and Documentation Support	27
6.12 Switching Characteristics, $V_{CCA} = 5.0 \pm 0.5$ V.....	15	20.1 Documentation Support.....	27
6.13 Operating Characteristics.....	16	20.2 Receiving Notification of Documentation Updates.....	27
6.14 Typical Characteristics.....	17	20.3 Support Resources.....	27
7 Parameter Measurement Information	18	20.4 Trademarks.....	27
7.1 Load Circuit and Voltage Waveforms.....	18	20.5 Electrostatic Discharge Caution.....	27
8 Detailed Description	20	20.6 Glossary.....	27
8.1 Overview.....	20	21 Mechanical, Packaging, and Orderable Information	27
8.2 Functional Block Diagram.....	20		
8.3 Feature Description.....	21		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2021) to Revision B (March 2022)	Page
• Changed the status of the DTT and DTM Package, from: <i>Preview</i> to: <i>Production</i>	3
Changes from Revision * (October 2021) to Revision A (October 2021)	Page
• Changed status of data sheet from <i>Advanced Information</i> to <i>Production Data</i>	1

5 Pin Configuration and Functions




Figure 5-1. DCT (Preview) Package, 8-Pin SM8




Figure 5-2. DCU Package, 8-Pin VSSOP (Top View)




Figure 5-3. DTT Package, 8-Pin SON Transparent (Top View)




Figure 5-4. DTM Package, 8-Pin X2SON Transparent (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	DCT, DCU, DTT, DTM		
A1	2	I/O	Input/output A1. Referenced to V _{CCA} .
A2	3	I/O	Input/output A2. Referenced to V _{CCA} .
B1	7	I/O	Input/output B1. Referenced to V _{CCB} .
B2	6	I/O	Input/output B2. Referenced to V _{CCB} .
DIR	5	I	Direction-control signal for all ports. Referenced to V _{CCA} .
GND	4	I/O	Ground.
V _{CCA}	1	—	A-port supply voltage. 1.1 V ≤ V _{CCA} ≤ 5.5 V.
V _{CCB}	8	—	B-port supply voltage. 1.1 V ≤ V _{CCB} ≤ 5.5 V.

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CCA}	Supply voltage A		-0.5	6.5	V
V_{CCB}	Supply voltage B		-0.5	6.5	V
V_I	Input Voltage ⁽²⁾	I/O Ports (A Port)	-0.5	6.5	V
		I/O Ports (B Port)	-0.5	6.5	
		Control Inputs	-0.5	6.5	
V_O	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	A Port	-0.5	6.5	V
		B Port	-0.5	6.5	
V_O	Voltage applied to any output in the high or low state ^{(2) (3)}	A Port	-0.5	$V_{CCA} + 0.5$	V
		B Port	-0.5	$V_{CCB} + 0.5$	
I_{IK}	Input clamp current	$V_I < 0$	-50		mA
I_{OK}	Output clamp current	$V_O < 0$	-50		mA
I_O	Continuous output current		-50	50	mA
	Continuous current through V_{CC} or GND		-200	200	mA
T_J	Junction Temperature			150	°C
T_{stg}	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure beyond the limits listed in *Recommended Operating Conditions* may affect device reliability.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾ ⁽³⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage A		1.1	5.5	V
V _{CCB}	Supply voltage B		1.1	5.5	V
I _{OH}	High-level output current	V _{CCO} = 1.1 V		–0.1	mA
		V _{CCO} = 1.4 V		–4	
		V _{CCO} = 1.65 V		–8	
		V _{CCO} = 2.3 V		–12	
		V _{CCO} = 3 V		–24	
		V _{CCO} = 4.5 V		–32	
I _{OL}	Low-level output current	V _{CCO} = 1.1 V		0.1	mA
		V _{CCO} = 1.4 V		4	
		V _{CCO} = 1.65 V		8	
		V _{CCO} = 2.3 V		12	
		V _{CCO} = 3 V		24	
		V _{CCO} = 4.5 V		32	
V _I	Input voltage ⁽³⁾		0	5.5	V
V _O	Output voltage	Active State	0	V _{CCO}	V
		Tri-State	0	5.5	
T _A	Operating free-air temperature		–40	125	°C

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All control inputs and data I/Os of this device have weak pulldowns to ensure the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I_I specification indicated under [Electrical Characteristics](#)

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74LXC2T45				UNIT
		DCT (SM8)	DCU (VSSOP)	DTT (SON)	DTM (X2SON)	
		8 PINS	8 PINS	8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	TBD	247.7	209.0	205.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	TBD	96.7	139.3	120.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	TBD	159.1	107.5	121.1	°C/W
Y _{JT}	Junction-to-top characterization parameter	TBD	38.2	16.6	7.6	°C/W
Y _{JB}	Junction-to-board characterization parameter	TBD	158.2	107.3	120.9	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	Operating free-air temperature (T _A)									UNIT
					25°C			−40°C to 85°C			−40°C to 125°C			
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _{T+}	Positive-going input-threshold voltage	Data Inputs (A _x , B _x) (Referenced to V _{CCI})	1.1 V	1.1 V				0.44	0.88	0.44	0.88	V		
			1.4 V	1.4 V				0.60	0.98	0.60	0.98			
			1.65 V	1.65 V				0.76	1.13	0.76	1.13			
			2.3 V	2.3 V				1.08	1.56	1.08	1.56			
			3 V	3 V				1.48	1.92	1.48	1.92			
			4.5 V	4.5 V				2.19	2.74	2.19	2.74			
			5.5 V	5.5 V				2.65	3.33	2.65	3.33			
		Control Input (DIR) (Referenced to V _{CCA})	1.1 V	1.1 V				0.44	0.88	0.44	0.88	V		
			1.4 V	1.4 V				0.60	0.98	0.60	0.98			
			1.65 V	1.65 V				0.76	1.13	0.76	1.13			
			2.3 V	2.3 V				1.08	1.56	1.08	1.56			
			3 V	3 V				1.48	1.92	1.48	1.92			
			4.5 V	4.5 V				2.19	2.74	2.19	2.74			
			5.5 V	5.5 V				2.65	3.33	2.65	3.33			
V _{T−}	Negative-going input-threshold voltage	Data Inputs (A _x , B _x) (Referenced to V _{CCI})	1.1 V	1.1 V				0.17	0.48	0.17	0.48	V		
			1.4 V	1.4 V				0.28	0.59	0.28	0.59			
			1.65 V	1.65 V				0.35	0.69	0.35	0.69			
			2.3 V	2.3 V				0.56	0.97	0.56	0.97			
			3 V	3 V				0.89	1.5	0.89	1.5			
			4.5 V	4.5 V				1.51	1.97	1.51	1.97			
			5.5 V	5.5 V				1.88	2.4	1.88	2.4			
		Control Input (DIR) (Referenced to V _{CCA})	1.1 V	1.1 V				0.17	0.48	0.17	0.48	V		
			1.4 V	1.4 V				0.28	0.6	0.28	0.6			
			1.65 V	1.65 V				0.35	0.71	0.35	0.71			
			2.3 V	2.3 V				0.56	1	0.56	1			
			3 V	3 V				0.89	1.5	0.89	1.5			
			4.5 V	4.5 V				1.51	2	1.51	2			
			5.5 V	5.5 V				1.88	2.46	1.88	2.46			
ΔV _T	Input-threshold hysteresis (V _{T+} − V _{T−})	Data Inputs (A _x , B _x) (Referenced to V _{CCI})	1.1 V	1.1 V				0.2	0.4	0.2	0.4	V		
			1.4 V	1.4 V				0.25	0.5	0.25	0.5			
			1.65 V	1.65 V				0.3	0.55	0.3	0.55			
			2.3 V	2.3 V				0.38	0.65	0.38	0.65			
			3 V	3 V				0.46	0.72	0.46	0.72			
			4.5 V	4.5 V				0.58	0.93	0.58	0.93			
			5.5 V	5.5 V				0.69	1.06	0.69	1.06			
		Control Input (DIR) (Referenced to V _{CCA})	1.1 V	1.1 V				0.2	0.4	0.2	0.4	V		
			1.4 V	1.4 V				0.25	0.5	0.25	0.5			
			1.65 V	1.65 V				0.3	0.55	0.3	0.55			
			2.3 V	2.3 V				0.38	0.65	0.38	0.65			
			3 V	3 V				0.46	0.72	0.46	0.72			
			4.5 V	4.5 V				0.58	0.93	0.58	0.93			
			5.5 V	5.5 V				0.69	1.06	0.69	1.06			

6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	Operating free-air temperature (T _A)									UNIT
					25°C			–40°C to 85°C			–40°C to 125°C			
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	High-level output voltage ⁽³⁾	I _{OH} = –100 μA	1.1 V – 5.5 V	1.1 V – 5.5 V				V _{CCO} – 0.1			V _{CCO} – 0.1			V
		I _{OH} = –4 mA	1.4 V	1.4 V				1			1			
		I _{OH} = –8 mA	1.65 V	1.65 V				1.2			1.2			
		I _{OH} = –12 mA	2.3 V	2.3 V				1.9			1.9			
		I _{OH} = –24 mA	3 V	3 V				2.4			2.4			
		I _{OH} = –32 mA	4.5 V	4.5 V				3.8			3.8			
V _{OL}	Low-level output voltage ⁽⁴⁾	I _{OL} = 100 μA	1.1 V – 5.5 V	1.1 V – 5.5 V							0.1			V
		I _{OL} = 4 mA	1.4 V	1.4 V							0.3			
		I _{OL} = 8 mA	1.65 V	1.65 V							0.45			
		I _{OL} = 12 mA	2.3 V	2.3 V							0.3			
		I _{OL} = 24 mA	3 V	3 V							0.55			
		I _{OL} = 32 mA	4.5 V	4.5 V							0.55			
I _I	Input leakage current	Control input (DIR) V _I = V _{CCA} or GND	1.1 V – 5.5 V	1.1 V – 5.5 V	–0.1	1		–0.1	2		–0.1	2		μA
		Data Inputs ⁽⁵⁾ (A _x , B _x) V _I = V _{CCi} or GND	1.1 V – 5.5 V	1.1 V – 5.5 V	–0.3	1		–1	1		–2	2		μA
I _{off}	Partial power down current	A Port or B Port V _I or V _O = 0 V – 5.5 V	0 V	0 V – 5.5 V	–1	1		–2	2		–2.5	2.5		μA
			0 V – 5.5 V	0 V	–1	1		–2	2		–2.5	2.5		
I _{off-float}	Floating supply Partial power down current	A Port or B Port V _I or V _O = GND	Floating ⁽⁶⁾	0 V – 5.5 V	–1.5	1.5		–2	2		–2.5	2.5		μA
			0 V – 5.5 V	Floating ⁽⁶⁾	–1.5	1.5		–2	2		–2.5	2.5		
I _{CCA}	V _{CCA} supply current	V _I = V _{CCi} or GND I _O = 0	1.1 V – 5.5 V	1.1 V – 5.5 V	2			3			6			μA
			0 V	5.5 V	–0.2			–0.5			–1			
			5.5 V	0 V	1			2			4			
		V _I = GND I _O = 0	5.5 V	Floating ⁽⁶⁾	2			3			6			
I _{CCB}	V _{CCB} supply current	V _I = V _{CCi} or GND I _O = 0	1.1 V – 5.5 V	1.1 V – 5.5 V	2			3			6			μA
			0 V	5.5 V	1			2			4			
			5.5 V	0 V	–0.2			–0.5			–1			
		V _I = GND I _O = 0	Floating ⁽⁶⁾	5.5 V	2			3			6			
I _{CCA} + I _{CCB}	Combined supply current	V _I = V _{CCi} or GND I _O = 0	1.1 V – 5.5 V	1.1 V – 5.5 V	3			4			6			μA

6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	Operating free-air temperature (T _A)									UNIT
					25°C			–40°C to 85°C			–40°C to 125°C			
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
ΔI _{CCA}	V _{CCA} additional supply current per input	Control input (DIR): V _I = V _{CCA} – 0.6 V A port = V _{CCA} or GND B Port = open	3.0 V – 5.5 V	3.0 V – 5.5 V						50			75	μA
		A Port: V _I = V _{CCA} – 0.6 V DIR = V _{CCA} , B Port = open	3.0 V – 5.5 V	3.0 V – 5.5 V						50			75	
ΔI _{CCB}	V _{CCB} additional supply current per input	B Port: V _I = V _{CCB} - 0.6 V DIR = GND, A Port = open	3.0 V – 5.5 V	3.0 V – 5.5 V						50			75	μA
C _i	Control Input Capacitance	V _I = 3.3 V or GND	3.3 V	3.3 V		2.2				5			5	pF
C _{io}	Data I/O Capacitance	V _{CCO} = 0V V _O = 1.65 V DC +1 MHz -16 dBm sine wave	3.3 V	3.3 V		4.4				10			10	pF

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) Tested at $V_I = V_{T+(MAX)}$

(4) Tested at $V_I = V_{T-(MIN)}$

(5) For I/O ports, the parameter I_I includes the I_{OZ} current.

(6) Floating is defined as a node that is both not actively driven by an external device and has leakage not exceeding 10 nA.

6.6 Switching Characteristics: T_{sk} , T_{MAX}

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CCI}	V _{CCO}	Operating free-air temperature (T _A)			UNIT
					-40°C to 125°C			
					MIN	TYP	MAX	
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching 20% of pulse > 0.7*V _{CCO} 20% of pulse < 0.3*V _{CCO}	Up Translation	3.0 V – 3.6 V	4.5 V – 5.5 V	200	420	Mbps	
			2.25 V – 2.75 V	4.5 V – 5.5 V	150	300		
			1.65 V – 1.95 V	4.5 V – 5.5 V	100	200		
			1.1 V – 1.3 V	4.5 V – 5.5 V	20	40		
			1.65 V – 1.95 V	3.0 V – 3.6 V	100	210		
			1.1 V – 1.3 V	3.0 V – 3.6 V	10	20		
			1.1 V – 1.3 V	1.65 V – 1.95 V	5	10		
		Down Translation	4.5 V – 5.5 V	3.0 V – 3.6 V	100	210		
			4.5 V – 5.5 V	2.25 V – 2.75 V	75	140		
			4.5 V – 5.5 V	1.65 V – 1.95 V	50	75		
			4.5 V – 5.5 V	1.1 V – 1.3 V	15	30		
			3.0 V – 3.6 V	1.65 V – 1.95 V	40	75		
			3.0 V – 3.6 V	1.1 V – 1.3 V	10	20		
			1.65 V – 1.95 V	1.1 V – 1.3 V	5	10		
t _{sk} - Output skew	Timing skew between any two switching outputs within the same device	Up Translation	3.0 V – 3.6 V	4.5 V – 5.5 V			0.2	ns
			1.65 V – 1.95 V	4.5 V – 5.5 V			0.5	
			1.1 V – 1.3 V	4.5 V – 5.5 V			3.5	
			1.65 V – 1.95 V	3.0 V – 3.6 V			0.5	
			1.1 V – 1.3 V	3.0 V – 3.6 V			3.5	
			1.1 V – 1.3 V	1.65 V – 1.95 V			2.5	
		Down Translation	4.5 V – 5.5 V	3.0 V – 3.6 V			0.2	
			4.5 V – 5.5 V	1.65 V – 1.95 V			0.5	
			4.5 V – 5.5 V	1.1 V – 1.3 V			2	
			3.0 V – 3.6 V	1.65 V – 1.95 V			0.5	
			3.0 V – 3.6 V	1.1 V – 1.3 V			2	
			1.65 V – 1.95 V	1.1 V – 1.3 V			2	

6.7 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1 \text{ V}$

See [Figure 7-1](#) and [Table 7-1](#) for test circuit and loading. See [Figure 7-2](#), [Figure 7-3](#), and [Figure 7-4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})												UNIT						
					1.2 ± 0.1 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V				3.3 ± 0.3 V			5.0 ± 0.5 V		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX	MIN	TYP	MAX
t _{pd}	Propagation delay	A	B	-40°C to 85°C	1		84	1		40	1		35	1		32	1		33	1		47	ns
				-40°C to 125°C	1		54	1		36	1		32	1		29	1		29	1		33	
		B	A	-40°C to 85°C	1		84	1		70	1		66	1		59	1		56	1		57	
				-40°C to 125°C	1		54	1		46	1		43	1		37	1		36	1		35	
t _{dis}	Disable time	DIR	A	-40°C to 85°C	6		84	6		63	6		63	6		63	6		63	6		63	ns
				-40°C to 125°C	8		52	8		52	8		52	8		52	8		52	8		52	
		DIR	B	-40°C to 85°C	13		95	10		56	9		50	7		63	6		63	6		42	
				-40°C to 125°C	19		82	16		57	15		52	12		44	12		43	10		42	
t _{en}	Enable time	DIR	A	-40°C to 85°C	24		158	19		117	17		106	15		93	15		91	14		92	ns
				-40°C to 125°C	31		131	27		98	25		88	21		77	20		74	19		72	
		DIR	B	-40°C to 85°C	16		126	14		97	13		93	12		90	12		91	12		105	
				-40°C to 125°C	20		102	18		83	17		78	16		73	16		72	15		75	

6.8 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$

See [Figure 7-1](#) and [Table 7-1](#) for test circuit and loading. See [Figure 7-2](#), [Figure 7-3](#), and [Figure 7-4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})															UNIT			
					1.2 ± 0.1 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V			3.3 ± 0.3 V				5.0 ± 0.5 V		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
t _{pd}	Propagation delay	A	B	-40°C to 85°C	1		70	1		29	1		24	1		20	1		19	1		19	ns
				-40°C to 125°C	1		46	1		29	1		24	1		21	1		19	1		20	
		B	A	-40°C to 85°C	1		39	1		29	1		26	1		23	1		21	1		21	
				-40°C to 125°C	1		36	1		29	1		26	1		23	1		21	1		21	
t _{dis}	Disable time	DIR	A	-40°C to 85°C	3		29	3		29	3		29	3		29	3		29	3		29	ns
				-40°C to 125°C	5		29	5		29	5		29	5		29	5		29	5		29	
		DIR	B	-40°C to 85°C	11		78	8		45	7		38	5		31	5		30	4		28	
				-40°C to 125°C	17		70	14		46	11		40	10		32	9		31	8		29	
t _{en}	Enable time	DIR	A	-40°C to 85°C	19		113	15		69	13		59	11		49	11		46	9		44	ns
				-40°C to 125°C	27		101	23		70	21		61	18		51	17		48	15		45	
		DIR	B	-40°C to 85°C	12		91	10		53	9		48	8		43	8		41	7		41	
				-40°C to 125°C	16		71	14		54	13		49	12		44	12		42	11		42	

6.9 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

See [Figure 7-1](#) and [Table 7-1](#) for test circuit and loading. See [Figure 7-2](#), [Figure 7-3](#), and [Figure 7-4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})															UNIT			
					1.2 ± 0.1 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V			3.3 ± 0.3 V				5.0 ± 0.5 V		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
t _{pd}	Propagation delay	A	B	-40°C to 85°C	1		66	1		26	1		21	1		17	1		16	1		15	ns
				-40°C to 125°C	1		43	1		27	1		22	1		18	1		17	1		16	
		B	A	-40°C to 85°C	1		35	1		24	1		21	1		18	1		17	1		17	
				-40°C to 125°C	1		32	1		24	1		22	1		19	1		18	1		17	
t _{dis}	Disable time	DIR	A	-40°C to 85°C	2		22	2		22	2		23	2		23	2		22	2		22	ns
				-40°C to 125°C	4		23	4		31	4		23	4		23	4		23	4		23	
		DIR	B	-40°C to 85°C	9		73	7		40	6		34	4		27	4		25	3		23	
				-40°C to 125°C	15		64	13		42	11		36	6		28	8		27	6		25	
t _{en}	Enable time	DIR	A	-40°C to 85°C	17		103	13		59	12		50	9		40	9		38	7		35	ns
				-40°C to 125°C	23		90	21		61	19		53	16		43	12		39	12		37	
		DIR	B	-40°C to 85°C	11		80	9		44	8		39	7		34	6		33	6		32	
				-40°C to 125°C	14		61	12		45	11		40	10		36	10		34	9		35	

6.10 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

See [Figure 7-1](#) and [Table 7-1](#) for test circuit and loading. See [Figure 7-2](#), [Figure 7-3](#), and [Figure 7-4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})															UNIT			
					1.2 ± 0.1 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V			3.3 ± 0.3 V				5.0 ± 0.5 V		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
t _{pd}	Propagation delay	A	B	-40°C to 85°C	1		59	1		23	1		19	1		15	1		13	1		12	ns
				-40°C to 125°C	1		38	1		23	1		19	1		15	1		14	1		13	
		B	A	-40°C to 85°C	1		32	1		20	1		17	1		15	1		14	1		13	
				-40°C to 125°C	1		29	1		21	1		18	1		15	1		14	1		14	
t _{dis}	Disable time	DIR	A	-40°C to 85°C	1		16	1		23	1		16	1		16	1		20	1		16	ns
				-40°C to 125°C	2		16	2		16	2		16	2		25	2		16	2		16	
		DIR	B	-40°C to 85°C	8		63	6		35	5		29	3		23	3		22	2		19	
				-40°C to 125°C	13		56	10		37	10		31	8		25	7		23	5		20	
t _{en}	Enable time	DIR	A	-40°C to 85°C	14		91	11		49	10		41	8		33	7		30	6		27	ns
				-40°C to 125°C	21		76	18		51	16		44	14		35	13		32	10		29	
		DIR	B	-40°C to 85°C	8		67	6		33	5		33	4		25	4		24	4		23	
				-40°C to 125°C	11		49	9		34	8		30	7		27	7		27	6		24	

6.11 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 \text{ V}$

See [Figure 7-1](#) and [Table 7-1](#) for test circuit and loading. See [Figure 7-2](#), [Figure 7-3](#), and [Figure 7-4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})															UNIT			
					1.2 ± 0.1 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V			3.3 ± 0.3 V				5.0 ± 0.5 V		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
t _{pd}	Propagation delay	A	B	-40°C to 85°C	1		57	1		21	1		17	1		14	1		12	1		11	ns
				-40°C to 125°C	1		36	1		22	1		18	1		14	1		13	1		12	
		B	A	-40°C to 85°C	1		33	1		19	1		16	1		13	1		12	1		12	
				-40°C to 125°C	1		29	1		19	1		17	1		14	1		13	1		12	
t _{dis}	Disable time	DIR	A	-40°C to 85°C	1		14	1		14	1		14	1		14	1		20	1		14	ns
				-40°C to 125°C	1		34	1		15	1		15	1		15	1		15	1		17	
		DIR	B	-40°C to 85°C	7		59	5		32	5		27	3		21	3		20	2		18	
				-40°C to 125°C	12		52	9		33	9		29	7		23	7		22	5		19	
t _{en}	Enable time	DIR	A	-40°C to 85°C	13		86	10		44	9		37	7		30	7		28	5		25	ns
				-40°C to 125°C	19		71	16		46	14		39	12		32	12		29	10		26	
		DIR	B	-40°C to 85°C	8		64	6		30	5		27	4		23	4		22	3		22	
				-40°C to 125°C	10		46	9		31	8		28	7		24	6		23	6		22	

6.12 Switching Characteristics, $V_{CCA} = 5.0 \pm 0.5 \text{ V}$

See [Figure 7-1](#) and [Table 7-1](#) for test circuit and loading. See [Figure 7-2](#), [Figure 7-3](#), and [Figure 7-4](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage (V _{CCB})															UNIT			
					1.2 ± 0.1 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V			3.3 ± 0.3 V				5.0 ± 0.5 V		
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
t _{pd}	Propagation delay	A	B	-40°C to 85°C	1		57	1		21	1		17	1		13	1		12	1		11	ns
				-40°C to 125°C	1		36	1		21	1		17	1		14	1		12	1		11	
		B	A	-40°C to 85°C	1		47	1		19	1		15	1		12	1		11	1		11	
				-40°C to 125°C	1		33	1		20	1		16	1		13	1		12	1		11	
t _{dis}	Disable time	DIR	A	-40°C to 85°C	1		12	1		12	1		21	1		12	1		15	1		12	ns
				-40°C to 125°C	1		12	1		12	1		20	1		12	1		12	1		12	
		DIR	B	-40°C to 85°C	1		57	1		30	4		25	3		20	3		19	2		17	
				-40°C to 125°C	11		50	9		31	8		27	6		21	6		20	4		18	
t _{en}	Enable time	DIR	A	-40°C to 85°C	8		98	6		42	8		34	7		27	7		25	5		23	ns
				-40°C to 125°C	18		73	15		44	13		36	11		29	11		27	9		24	
		DIR	B	-40°C to 85°C	6		62	4		28	3		24	3		20	2		19	2		18	
				-40°C to 125°C	9		43	7		28	6		25	5		21	4		20	4		19	

6.13 Operating Characteristics

$T_A = 25^\circ\text{C}$ ⁽¹⁾

PARAMETER		TEST CONDITIONS	SUPPLY VOLTAGE ($V_{CCB} = V_{CCA}$)						UNIT
			1.2 ± 0.1V	1.5 ± 0.1V	1.8 ± 0.15V	2.5 ± 0.2V	3.3 ± 0.3V	5.0 ± 0.5V	
			TYP	TYP	TYP	TYP	TYP	TYP	
C_{pdA} ⁽²⁾	A to B	A Port CL = 0, RL = Open f = 10 MHz $t_{rise} = t_{fall} = 1\text{ ns}$	3	3	3	3.5	3.5	4.2	pF
	B to A		17	17	17	18	20	22	
C_{pdB} ⁽³⁾	A to B	B Port CL = 0, RL = Open f = 10 MHz $t_{rise} = t_{fall} = 1\text{ ns}$	17	17	17	18	20	22	pF
	B to A		3	3	3	3.5	3.5	4.2	

- (1) For additional information about how power dissipation capacitance affects power consumption, see the [CMOS Power Consumption and \$C_{pd}\$ Calculation](#) application report.
- (2) A-Port power dissipation capacitance per transceiver.
- (3) B-Port power dissipation capacitance per transceiver.

6.14 Typical Characteristics




Figure 6-1. Typical ($T_A=25^{\circ}\text{C}$) Output High Voltage (V_{OH}) vs Source Current (I_{OH})




Figure 6-2. Typical ($T_A=25^{\circ}\text{C}$) Output High Voltage (V_{OH}) vs Source Current (I_{OH})




Figure 6-3. Typical ($T_A=25^{\circ}\text{C}$) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 6-4. Typical ($T_A=25^{\circ}\text{C}$) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 6-5. Typical ($T_A=25^{\circ}\text{C}$) Supply Current (I_{CC}) vs Input Voltage (V_{IN})





Figure 6-6. Typical ($T_A=25^{\circ}\text{C}$) Supply Current (I_{CC}) vs Input Voltage (V_{IN})

7 Parameter Measurement Information

7.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- $f = 1 \text{ MHz}$
- $Z_O = 50 \Omega$
- $\Delta t/\Delta V \leq 1 \text{ ns/V}$




A. C_L includes probe and jig capacitance.

Figure 7-1. Load Circuit


Table 7-1. Load Circuit Conditions

Parameter	V_{CCO}	R_L	C_L	S_1	V_{TP}
t_{pd} Propagation (delay) time	1.1 V – 5.5 V	2 k Ω	15 pF	Open	N/A
t_{en}, t_{dis} Enable time, disable time	1.1 V – 1.6 V	2 k Ω	15 pF	$2 \times V_{CCO}$	0.1 V
	1.65 V – 2.7 V	2 k Ω	15 pF	$2 \times V_{CCO}$	0.15 V
	3.0 V – 5.5 V	2 k Ω	15 pF	$2 \times V_{CCO}$	0.3 V
t_{en}, t_{dis} Enable time, disable time	1.1 V – 1.6 V	2 k Ω	15 pF	GND	0.1 V
	1.65 V – 2.7 V	2 k Ω	15 pF	GND	0.15 V
	3.0 V – 5.5 V	2 k Ω	15 pF	GND	0.3 V




1. V_{CCI} is the supply pin associated with the input port.
2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1 .

Figure 7-2. Propagation Delay



1. V_{CCI} is the supply pin associated with the input port.
2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1 .

Figure 7-3. Input Transition Rise and Fall Rate



1. Illustrative purposes only. Enable time is a calculation as described in [Enable Times](#).
2. Output waveform on the condition that input is driven to a valid Logic low.
3. Output waveform on the condition that input is driven to a valid Logic high.
4. V_{CCI} is the supply pin associated with the input port.
5. V_{CCO} is the supply pin associated with the output port.
6. V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .

Figure 7-4. Enable Time And Disable Time

8 Detailed Description

8.1 Overview

The SN74LXC2T45 is a 2-bit translating transceiver that uses two individually configurable power-supply rails. The device is operational with both V_{CCA} and V_{CCB} supplies as low as 1.1 V and as high as 5.5 V. Additionally, the device can be operated with $V_{CCA} = V_{CCB}$. The A port is designed to track V_{CCA} , and the B port is designed to track V_{CCB} .


The SN74LXC2T45 device is designed for asynchronous communication between two data buses, and transmits data from the A bus to the B bus or from the B bus to the A bus based on the logic level of the direction-control input (DIR). The control pin of the SN74LXC2T45 (DIR) are referenced to V_{CCA} . The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

This device is fully specified for partial-power-down applications using the I_{off} current. The I_{off} protection circuitry ensures that no excessive current is drawn from or sourced into an input, output, or I/O while the device is powered down.

The V_{CC} isolation or V_{CC} disconnect feature ensures that if either V_{CC} is less than 100 mV or disconnected with the complementary supply within the recommended operating conditions, both I/O ports are weakly pulled-down and then set to the high-impedance state by disabling their outputs while the supply current is maintained. The $I_{off-float}$ circuitry ensures that no excessive current is drawn from or sourced into an input, output, or I/O while the supply is floating.

Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 CMOS Schmitt-Trigger Inputs with Integrated Pulldowns

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the [Electrical Characteristics](#). The worst case resistance is calculated with the maximum input voltage, given in the [Absolute Maximum Ratings](#), and the maximum input leakage current, given in the [Electrical Characteristics](#), using ohm's law ($R = V \div I$).

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the [Electrical Characteristics](#), which makes this device extremely tolerant to slow or noisy inputs. Driving the inputs slowly will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, see [Understanding Schmitt Triggers](#).

8.3.1.1 I/O's with Integrated Dynamic Pull-Down Resistors

Input circuits of the data I/O's are always active even when the device is disabled. It is recommended to keep a valid voltage level at the I/O's to avoid high current consumption. To help avoid floating inputs on the I/O's during disabling, this device has 100-k Ω typical integrated weak dynamic pull-downs on all data I/O's. When the device is disabled, the dynamic pull-downs are activated for only a short period of time to help drive and keep low any floating inputs before the device I/O's become high impedance. If the I/O lines are to be floated after the device is disabled, then it is recommended to keep them at a valid input voltage level using external pull-downs. This feature is ideal for loads of 30 pF or less. If greater capacitive loading is present then external pull-downs are recommended. If an external pull-up is required, it should be no larger than 15 k Ω to avoid contention with the 100 k Ω internal pull-down.

8.3.1.2 Control Inputs with Integrated Static Pull-Down Resistors

Similar to the data I/O's, floating control inputs can cause high current consumption. To help avoid this concern, this device has integrated weak static pull-downs of 5 M Ω typical on the control input (DIR). These pull-downs are always present. For example, if the DIR pin is left floating, then the B port will be configured as an input and the A port configured as an output.

8.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the [Absolute Maximum Ratings](#) must be followed at all times.


9 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the [Electrical Characteristics](#).

10 V_{CC} Isolation and V_{CC} Disconnect ($I_{off(float)}$)

This device has [I/O's with Integrated Pull-Down Resistors](#). The I/O's will get pulled down and then enter a high-impedance state when either supply is < 100 mV or left floating (disconnected), while the other supply is still connected to the device. It is recommended that the I/O's for this device are not driven and kept at a logic low state prior to floating (disconnecting) either supply.

The maximum supply current is specified by I_{CCx} , while V_{CCx} is floating, in the [Electrical Characteristics](#). The maximum leakage into or out of any input or output pin on the device is specified by $I_{off(float)}$ in the [Electrical Characteristics](#).

Figure 10-1. V_{CC} Disconnect Feature

11 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the [Recommended Operating Conditions](#).

12 Glitch-Free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low or vice versa). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral.

13 Negative Clamping Diodes

Figure 13-1 shows how the inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the [Absolute Maximum Ratings](#) table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 13-1. Electrical Placement of Clamping Diodes for Each Input and Output

14 Fully Configurable Dual-Rail Design

Both the V_{CCA} and V_{CCB} pins can be supplied at any voltage from 1.1 V to 5.5 V, making the device suitable for translating between any of the voltage nodes (1.2 V, 1.5 V, 1.8 V, 3.3 V, and 5.0 V).

15 Supports High-Speed Translation

The SN74LXC2T45 device can support high data-rate applications. The translated signal data rate can be up to 420 Mbps when the signal is translated from 3.3 V to 5.0 V.

16 Device Functional Modes

Table 16-1. Function Table

CONTROL INPUTS ⁽¹⁾	PORT STATUS		OPERATION
	A PORT	B PORT	
L	Output (Enabled)	Input (Hi-Z)	B data to A bus
H	Input (Hi-Z)	Output (Enabled)	A data to B bus

(1) Input circuits of the data I/Os are always active and should be kept at a valid logic level.

17 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

17.1 Application Information

The SN74LXC2T45 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74LXC2T45 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. The maximum data rate can be up to 420 Mbps when device translates a signal from 3.3 V to 5.0 V.

17.2 Enable Times

Calculate the enable times for the SN74LXC2T45 using the following formulas:

$$t_{A_en}(\text{DIR to A}) = t_{dis}(\text{DIR to B}) + t_{pd}(\text{B to A}) \quad (1)$$

$$t_{B_en}(\text{DIR to B}) = t_{dis}(\text{DIR to A}) + t_{pd}(\text{A to B}) \quad (2)$$

In a bidirectional application, these enable times provide the maximum delay time from the time the DIR bit is switched until an output is expected. For example, if the SN74LXC2T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled (t_{dis}) before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay (t_{pd}). To avoid bus contention, care should be taken to not apply an input signal prior to the output being disabled (t_{dis} maximum).

17.3 Typical Application




Figure 17-1. GPIO Driver Application

17.3.1 Design Requirements

For this design example, use the parameters listed in [Table 17-1](#).

Table 17-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	1.1 V to 5.5 V
Output voltage range	1.1 V to 5.5 V

17.3.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LXC2T45 device to determine the input voltage range. For a valid logic-high, the value must exceed the positive-going input-threshold voltage (V_{t+}) of the input port. For a valid logic low the value must be less than the negative-going input-threshold voltage (V_{t-}) of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LXC2T45 device is driving to determine the output voltage range.

18 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any supply sequencing requirements such as ramp order or ramp rate.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices, as described in [Glitch-Free Power Supply Sequencing](#).

19 Layout

19.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1 μF capacitor is recommended, but transient performance can be improved by having both 1 μF and 0.1 μF capacitors in parallel as bypass capacitors.
- The high drive capability of this device creates fast edges into light loads. So routing and load conditions should be considered to prevent ringing.

19.2 Layout Example




Figure 19-1. Layout Example—SN74LXC2T45DTT

20 Device and Documentation Support

20.1 Documentation Support

20.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Understanding Schmitt Triggers application report](#)

20.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

20.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

20.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

20.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

20.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

21 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LXC2T45DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	
SN74LXC2T45DCUR.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	
SN74LXC2T45DTMR	Active	Production	X2SON (DTM) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1LE
SN74LXC2T45DTMR.A	Active	Production	X2SON (DTM) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1LE
SN74LXC2T45DTTR	Active	Production	X1SON (DTT) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1LM
SN74LXC2T45DTTR.A	Active	Production	X1SON (DTT) 8	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1LM

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LXC2T45 :

- Automotive : [SN74LXC2T45-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LXC2T45DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LXC2T45DTMR	X2SON	DTM	8	5000	178.0	8.4	0.93	1.49	0.43	2.0	8.0	Q1
SN74LXC2T45DTTR	X1SON	DTT	8	5000	178.0	8.4	1.17	2.17	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LXC2T45DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LXC2T45DTMR	X2SON	DTM	8	5000	205.0	200.0	33.0
SN74LXC2T45DTTR	X1SON	DTT	8	5000	205.0	200.0	33.0



4225266/A 09/2014

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X


4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DTT0008A**PACKAGE OUTLINE****X1SON - 0.5 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



4226960/B 08/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DTT0008A

X1SON - 0.5 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4226960/B 08/2021

NOTES: (continued)


3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

DTT0008A

X1SON - 0.5 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4226960/B 08/2021

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



X2SON - 0.4 mm max height

Technical drawing of a connector housing, showing three views: a front view, a side view, and a top view.

Front View: Shows a rectangular housing with a width of 0.85 (0.75) and a height of 1.4 (1.3). A shaded area is labeled "PIN 1 INDEX AREA".

Side View: Shows the housing profile with a maximum height of 0.4 MAX. The base is dimensioned as 0.04 (0.00). A feature is dimensioned as 0.05 C. The "SEATING PLANE" is indicated.

Top View: Shows the housing footprint with various features and dimensions. Key dimensions include:

- Overall width: 0.85 (0.75)
- Overall height: 1.4 (1.3)
- Feature 1: 2X 1
- Feature 2: 4X 0.5
- Feature 3: 2X 0.27 (0.17)
- Feature 4: 6X 0.27 (0.17)
- Feature 5: 6X 0.25 (0.15)
- Feature 6: 0.54
- Feature 7: 0.54
- Feature 8: 0.54
- Feature 9: 0.54
- Feature 10: 0.54
- Feature 11: 0.54
- Feature 12: 0.54
- Feature 13: 0.54
- Feature 14: 0.54
- Feature 15: 0.54
- Feature 16: 0.54
- Feature 17: 0.54
- Feature 18: 0.54
- Feature 19: 0.54
- Feature 20: 0.54
- Feature 21: 0.54
- Feature 22: 0.54
- Feature 23: 0.54
- Feature 24: 0.54
- Feature 25: 0.54
- Feature 26: 0.54
- Feature 27: 0.54
- Feature 28: 0.54
- Feature 29: 0.54
- Feature 30: 0.54
- Feature 31: 0.54
- Feature 32: 0.54
- Feature 33: 0.54
- Feature 34: 0.54
- Feature 35: 0.54
- Feature 36: 0.54
- Feature 37: 0.54
- Feature 38: 0.54
- Feature 39: 0.54
- Feature 40: 0.54
- Feature 41: 0.54
- Feature 42: 0.54
- Feature 43: 0.54
- Feature 44: 0.54
- Feature 45: 0.54
- Feature 46: 0.54
- Feature 47: 0.54
- Feature 48: 0.54
- Feature 49: 0.54
- Feature 50: 0.54
- Feature 51: 0.54
- Feature 52: 0.54
- Feature 53: 0.54
- Feature 54: 0.54
- Feature 55: 0.54
- Feature 56: 0.54
- Feature 57: 0.54
- Feature 58: 0.54
- Feature 59: 0.54
- Feature 60: 0.54
- Feature 61: 0.54
- Feature 62: 0.54
- Feature 63: 0.54
- Feature 64: 0.54
- Feature 65: 0.54
- Feature 66: 0.54
- Feature 67: 0.54
- Feature 68: 0.54
- Feature 69: 0.54
- Feature 70: 0.54
- Feature 71: 0.54
- Feature 72: 0.54
- Feature 73: 0.54
- Feature 74: 0.54
- Feature 75: 0.54
- Feature 76: 0.54
- Feature 77: 0.54
- Feature 78: 0.54
- Feature 79: 0.54
- Feature 80: 0.54
- Feature 81: 0.54
- Feature 82: 0.54
- Feature 83: 0.54
- Feature 84: 0.54
- Feature 85: 0.54
- Feature 86: 0.54
- Feature 87: 0.54
- Feature 88: 0.54
- Feature 89: 0.54
- Feature 90: 0.54
- Feature 91: 0.54
- Feature 92: 0.54
- Feature 93: 0.54
- Feature 94: 0.54
- Feature 95: 0.54
- Feature 96: 0.54
- Feature 97: 0.54
- Feature 98: 0.54
- Feature 99: 0.54
- Feature 100: 0.54


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad(s) must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DTM0008A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4224755/B 10/2022

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

DTM0008A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.075 mm THICK STENCIL
 SCALE: 40X

4224755/B 10/2022

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated