
SCBS771 - NOVEMBER 2003

- **Controlled Baseline**
 - One Assembly/Test Site, One Fabrication
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree[†]
- **Supports Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{CC})
- **Typical V_{OLP} (Output Ground Bounce)** <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- **Supports Unregulated Battery Operation** Down to 2.7 V
- Ioff and Power-Up 3-State Support Hot Insertion
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

PW PACKAGE (TOP VIEW)



description/ordering information

This octal flip-flop is designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the SN74LVTH374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS771 - NOVEMBER 2003

ORDERING INFORMATION


| TA | T _A PACKAGE [†] | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------------------------------|---------------|--------------------------|---------------------|
| -40°C to 85°C | TSSOP - PW | Tape and reel | SN74LVTH374IPWREP | LH374EP |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each flip-flop)

| | OUTPUT | | |
|----|------------|---|-------|
| OE | CLK | D | Q |
| L | 1 | Н | Н |
| L | \uparrow | L | L |
| L | H or L | Χ | Q_0 |
| Н | X | Χ | Z |

logic diagram (positive logic)



SN74LVTH374-EP 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS771 - NOVEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 4.6 V |
|--|----------------------------------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high-impedance | |
| or power-off state, V _O (see Note 1) | 0.5 V to 7 V |
| Voltage range applied to any output in the high state, V _O (see Note 1) | 0.5 V to V _{CC} + 0.5 V |
| Current into any output in the low state, I _O | 128 mA |
| Current into any output in the high state, IO (see Note 2) | 64 mA |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Package thermal impedance, θ _{JA} (see Note 3) | 83°C/W |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|-----|-----|------|
| VCC | Supply voltage | 2.7 | 3.6 | V |
| V _{IH} | High-level input voltage | 2 | | V |
| V _{IL} | Low-level input voltage | | 8.0 | V |
| VI | Input voltage | | 5.5 | V |
| ЮН | High-level output current | | -32 | mA |
| loL | Low-level output current | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | 200 | | μs/V |
| TA | Operating free-air temperature | -40 | 85 | °C |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVTH374-EP 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS771 - NOVEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARA | METER | TEST CONDITIO | NS | MIN | TYPT MAX | UNIT | |
|------------------|----------------|---|-------------------------------|----------------------|-------------|------|--|
| ٧ıK | | V _{CC} = 2.7 V, | I _I = -18 mA | | -1.2 | V | |
| | | V _{CC} = 2.7 V to 3.6 V, | I _{OH} = -100 μA | V _{CC} -0.2 | | | |
| VOH | | V _{CC} = 2.7 V, | I _{OH} = -8 mA | 2.4 | | V | |
| | | V _{CC} = 3 V | $I_{OH} = -32 \text{ mA}$ | 2 | | | |
| | | | I _{OL} = 100 μA | | 0.2 | | |
| | | V _{CC} = 2.7 V | I _{OL} = 24 mA | | 0.5 | | |
| VOL | | | I _{OL} = 16 mA | | 0.4 | V | |
| | | V _{CC} = 3 V | I _{OL} = 32 mA | | 0.5 | | |
| | | | I _{OL} = 64 mA | | 0.55 | | |
| | | V _{CC} = 0 or 3.6 V, | V _I = 5.5 V | | 10 | | |
| l _i | Control inputs | V _{CC} = 3.6 V, | $V_I = V_{CC}$ or GND | | ±1 | μА | |
| I _I | Data | | VI = VCC | | 1 |] | |
| | inputs | V _{CC} = 3.6 V | V _I = 0 | | -5 | | |
| l _{off} | | V _{CC} = 0, | V_I or $V_O = 0$ to 4.5 V | | ±100 | μΑ | |
| | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | V _I = 0.8 V | 75 | | | |
| lia in | Data | V _{CC} = 3 V | V _I = 2 V | -75 | | μА | |
| I(hold) | inputs | V _{CC} = 3.6 V [‡] , | $V_I = 0$ to 3.6 V | | 500 -750 | μΑ | |
| lozh | | V _{CC} = 3.6 V, | V _O = 3 V | | | μΑ | |
| lozL | | V _{CC} = 3.6 V, | V _O = 0.5 V | | -5 | μΑ | |
| lozpu | | $V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V, $\overline{OE} = don$ | 't care | | ±100 | μΑ | |
| lozpd | | $V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{OE} = \text{don}$ | 't care | | ±100 | μА | |
| 02. 2 | | | Outputs high | | 0.19 | | |
| ICC | | $V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$ | | | 5 | | |
| 00 | | | Outputs disabled | | 0.19 | | |
| Δlcc§ | | V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, | | mA | | | |
| Ci | | V _I = 3 V or 0 | | 3 | pF | | |
| Co | | V _O = 3 V or 0 | | | | | |

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = | UNIT | |
|-----------------|---------------------------------|------------------------------------|-----|-------------------|------|-----|
| | | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | 150 | | 150 | MHz |
| t _W | Pulse duration, CLK high or low | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK↑ | 1.5 | | 2 | | ns |
| th | Hold time, data after CLK↑ | 0.8 | | 0 | | ns |



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SN74LVTH374-EP 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCBS771 - NOVEMBER 2003


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | V | ± 0.3 V | V | VCC = | UNIT | |
|------------------|---------|----------|-----|---------|-----|-------|------|-----|
| | (INPUT) | (OUTPUT) | MIN | TYP† | MAX | MIN | MAX | |
| f _{max} | | | 150 | | | 150 | | MHz |
| t _{PLH} | CLIX | • | 1.8 | 2.9 | 4.5 | | 5 | |
| ^t PHL | CLK | Q | 1.8 | 2.9 | 4.2 | | 4.3 | ns |
| ^t PZH | ŌĒ | 0 | 1.3 | 2.8 | 4.7 | | 5.6 | 20 |
| t _{PZL} | OE | Q | 1.6 | 3 | 4.7 | | 5.2 | ns |
| ^t PHZ | ŌĒ | | 1.9 | 3 | 4.6 | | 4.9 | 20 |
| t _{PLZ} | OE . | Q | 2 | 3.1 | 4.5 | | 4.6 | ns |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SCBS771 - NOVEMBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 20-May-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| SN74LVTH374IPWREP | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LH374EP |
| V62/04676-01XE | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LH374EP |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH374-EP:

Catalog: SN74LVTH374

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2025

Military: SN54LVTH374

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| | Device | _ | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|-------------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| L | SN74LVTH374IPWREP | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Ì | Device | Device Package Type | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|---|-------------------|---------------------|----|------|------|-------------|------------|-------------|--|
| ı | SN74LVTH374IPWREP | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 | |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated