











SN74LVCZ244A

SCES274I-MAY 1999-REVISED OCTOBER 2014

SN74LVCZ244A Octal Buffer/Driver With 3-State Outputs

Features

- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.9 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Applications

- Servers
- **Databases**
- Memory Systems
- **Network Switches**
- PCs and Notebooks

3 Description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVCZ244A device is organized as two 4-bit line drivers with separate output-enable (OE) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SSOP (20)	7.50 mm x 5.30 mm		
SN74LVCZ244A	SOP (20)	12.60 mm x 5.30 mm		
SIN/4LVCZZ44A	TSSOP (20)	6.50 mm x 4.40 mm		
	SOIC (20)	12.80 mm x 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic








Table of Contents

1	Features 1	9	Detailed Description	8
2	Applications 1		9.1 Overview	8
3	Description 1		9.2 Functional Block Diagram	8
4	Simplified Schematic 1		9.3 Feature Description	8
5	Revision History2		9.4 Device Functional Modes	8
6	Pin Configuration and Functions	10	Application and Implementation	9
7	Specifications		10.1 Application Information	9
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	9
	7.2 Handling Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	11
	7.4 Thermal Information		12.1 Layout Guidelines	11
	7.5 Electrical Characteristics		12.2 Layout Example	11
	7.6 Switching Characteristics, –40°C to 85°C	13	Device and Documentation Support	12
	7.7 Switching Characteristics, –40°C to 125°C 6		13.1 Trademarks	12
	7.8 Operating Characteristics		13.2 Electrostatic Discharge Caution	12
	7.9 Typical Characteristics		13.3 Glossary	12
8	Parameter Measurement Information 7	14	Mechanical, Packaging, and Orderable	
	8.1 V_{CC} = 2.7 V and 3.3 V ± 0.3 V		Information	12

5 Revision History


CI	hanges from Revision H (August 2003) to Revision I	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Changed I _{off} bullet in Features.	
•	Added Applications	
•	Added Pin Functions table	3
•	Added Handling Ratings table.	4
•	Changed Max operating temperature to 125°C in Recommended Operating Conditions table	4
•	Added Thermal Information table.	5
•	Added –40°C TO 125°C temperature range to Electrical Characteristics table	5
•	Added Switching Characteristics table for –40°C TO 125°C temperature range	6
•	Added Typical Characteristics section	6
•		8
•	Added Application and Implementation section	9
•	Added Power Supply Recommendations and Layout sections.	11

Submit Documentation Feedback



6 Pin Configuration and Functions

DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



Pin Functions

P	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	1 OE	I	Output Enable 1
2	1A1	1	1A1 Input
3	2Y4	0	2Y4 Output
4	1A2	I	1A2 Input
5	2Y3	0	2Y3 Output
6	1A3	1	1A3 Input
7	2Y2	0	2Y2 Output
8	1A4	I	1A4 Input
9	2Y1	0	2Y1 Output
10	GND	_	Ground
11	2A1	1	2A1 Input
12	1Y4	0	1Y4 Output
13	2A2	I	2A2 Input
14	1Y3	0	1Y3 Output
15	2A3	I	2A3 Input
16	1Y2	0	1Y2 Output
17	2A4	1	2A4 Input
18	1Y1	0	1Y1 Output
19	2 OE	I	Output Enable 2
20	V _{CC}	_	Power Pin



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
V_{I}	ut voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imp	edance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND			±100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		- 65	150	°C
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2500	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	4000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	5.5	V
Vo	Outrot walte no	High or low state	0	V _{CC}	
	Output voltage	3-state	0	5.5	V
	High level entropy and the	V _{CC} = 2.7 V		-12	A
I _{OH}	High-level output current	V _{CC} = 3 V		-24	mA
	Landard comment	V _{CC} = 2.7 V		12	1
I _{OL}	Low-level output current $V_{CC} = 3 \text{ V}$			24	mA
Δt/Δν	Input transition rise or fall rate			6	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		150		μs/V
T _A	Operating free-air temperature		-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DB	DW	NS	PW	UNIT
			20 P	INS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.7	78.7	77.9	103.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.4	45.0	44.5	37.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	52.9	46.2	45.5	54.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	21.4	18.3	18.3	3.3	
ΨЈВ	Junction-to-board characterization parameter	52.5	45.8	45.1	53.9	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	TEST CONDITIONS		V	-40°	C TO 85°	С	-40°C TO 125°C			UNIT
ER			V _{CC}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP	MAX	UNII
	$I_{OH} = -100 \ \mu A$		2.7 V to 3.6 V	V _{CC} - 0.2			V _{CC} - 0.2			
V _{OH}	I _{OH} = -12 mA		2.7 V	2.2			2.2			V
V OH	10H = -12 IIIA		3 V	2.4			2.4			V
	$I_{OH} = -24 \text{ mA}$		3 V	2.2			2.2			
	$I_{OL} = 100 \mu A$		2.7 V to 3.6 V			0.2			0.2	
V_{OL}	I _{OL} = 12 mA		2.7 V			0.4			0.4	V
	I _{OL} = 24 mA		3 V			0.55			0.55	
ΙĮ	$V_I = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5			±5	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$		0			±5			±5	μΑ
I_{OZ}	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5			±5	μΑ
I _{OZPU}	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	0 to 1.5 V			±5			±5	μΑ
I _{OZPD}	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	1.5 V to 0			±5			±5	μΑ
	$V_I = V_{CC}$ or GND					100			100	
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	I _O = 0	3.6 V			100			100	μΑ
ΔI _{CC}	One input at V _{CC} – at V _{CC} or GND	0.6 V, Other inputs	2.7 V to 3.6 V			100			100	μΑ
C _i	$V_I = V_{CC}$ or GND		3.3 V		3.5			_		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		5.5					pF

All typical values are at V_CC = 3.3 V, T_A = 25 °C. This applies in the disabled state only.

7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	$V_{CC} = 2.7 V$	$V_{CC} = 3.3 V \pm 0.3$	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN M	AX
t _{pd}	A or B	B or A	6.9	1.5	5.9 ns
t _{en}	ŌĒ	A or B	8.6	1.5	7.6 ns
t _{dis}	ŌĒ	A or B	6.8	1.5	6.5 ns



7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	то	$V_{CC} = 2.7$	۸,	V _{CC} = 3.3 V	± 0.3 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t _{pd}	A or B	B or A		7.4	1.5	6.4	ns
t _{en}	ŌĒ	A or B		9.1	1.5	8.1	ns
t _{dis}	ŌĒ	A or B		7.3	1.5	7.1	ns


7.8 Operating Characteristics

 $T_A = 25$ °C

PARAMETER			TEST CONDITIONS	V _{CC} = 3.3 V TYP	UNIT
_	Down dissination consistence has buffer/driver	Outputs enabled	f 10 MHz	40	~F
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs disabled	f = 10 MHz	3	pF

7.9 Typical Characteristics










8 Parameter Measurement Information

8.1 $V_{CC} = 2.7 \text{ V}$ and 3.3 V $\pm 0.3 \text{ V}$







SETUP AND HOLD TIMES



 $\begin{array}{c|c} \textbf{TEST} & \textbf{S1} \\ \hline & t_{pd} & \textbf{Open} \\ t_{PLZ}/t_{PZL} & \textbf{2} \times \textbf{V}_{CC} \\ t_{PHZ}/t_{PZH} & \textbf{GND} \\ \end{array}$





ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



9 Detailed Description

9.1 Overview

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.


The SN74LVCZ244A device is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

9.2 Functional Block Diagram



9.3 Feature Description

- · Wide operating voltage range
 - Operates from 2.7 V to 3.6 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V
- Power-up 3-state feature
 - Keeps the outputs in high impedance during power up and allows for hot insertion

9.4 Device Functional Modes

Table 1. Function Table

INP	UTS	OUTPUTS
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	High-Z

Product Folder Links: SN74LVCZ244A

Submit Documentation Feedback



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

The SN74LVCZ244A device is fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. This device is fully specified for hot-insertion applications using $I_{\rm off}$ and power-up 3-state. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

10.2 Typical Application




Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention, because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.




Typical Application (continued)

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions:
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

10.2.3 Application Curves



Submit Documentation Feedback

Copyright © 1999–2014, Texas Instruments Incorporated



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µF bypass capacitor is recommended. If there are multiple V_{CC} pins, 0.01 µF or 0.022 µF is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

Product Folder Links: SN74LVCZ244A

Copyright © 1999-2014, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
		.,,				(4)	(5)		
SN74LVCZ244ADBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244ADBR.B	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244ADWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCZ244A
SN74LVCZ244ADWR.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCZ244A
SN74LVCZ244ANSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCZ244A
SN74LVCZ244ANSR.B	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCZ244A
SN74LVCZ244APW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APW.B	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWR.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWRG4.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWRG4.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWT	Active	Production	TSSOP (PW) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A
SN74LVCZ244APWT.B	Active	Production	TSSOP (PW) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCZ244ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCZ244ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCZ244ANSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVCZ244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVCZ244APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVCZ244APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCZ244ADBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74LVCZ244ADWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74LVCZ244ANSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74LVCZ244APWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LVCZ244APWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LVCZ244APWT	TSSOP	PW	20	250	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVCZ244APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVCZ244APW.B	PW	TSSOP	20	70	530	10.2	3600	3.5



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated