SN74LVC9541A Octal Buffers/Drivers With 3-State Outputs and Schmitt-Trigger Inputs

1 Features

- Operating range from 1.1V to 3.6V
- Over-voltage tolerant inputs support up to 5.5V independent of V_{CC}
- Supports partial-power-down with back drive protection (I_{off})
- High push-pull output drive strength:
  - ±24mA at 3.3V
  - ±8mA at 2.3V
  - ±4mA at 1.65V
- Latch-up performance exceeds 100mA per JESD78

2 Applications

- Drive an indicator LED
- Level-shift using open-drain outputs

## 3 Description

The SN74LVC9541A is an octal buffer with 3-state outputs and Schmitt-trigger inputs.

Package Information

PART NUMBER	PACKAGE[1]	PACKAGE SIZE[2]	BODY SIZE[3]
SN74LVC9541A	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm
	DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3.0mm
	RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm

(1) For more information, see Section 11.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.
(3) The body size (length × width) is a nominal value and does not include pins.

Functional Block Diagram

Table of Contents

Product Folder Links: *SN74LVC9541A*

4 Pin Configuration and Functions

Figure 4-1. SN74LVC9541A RKS Package (Top View)

Figure 4-2. SN74LVC9541A PW , DGS Package (Top View)

Pin Functions

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
A1	2	I	Input for channel 1
A2	3	I	Input for channel 2
A3	4	I	Input for channel 3
A4	5	I	Input for channel 4
A5	6	I	Input for channel 5
A6	7	I	Input for channel 6
A7	8	I	Input for channel 7
A8	9	I	Input for channel 8
GND	10	G	Ground
$\overline{OE1}$	1	I	Output enable 1, active low
$\overline{OE2}$	19	I	Output enable 2, active low
Thermal Pad[2]	—	—	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.
V_{CC}	20	P	Positive supply
Y1	18	O	Output for channel 1
Y2	17	O	Output for channel 2
Y3	16	O	Output for channel 3
Y4	15	O	Output for channel 4
Y5	14	O	Output for channel 5
Y6	13	O	Output for channel 6
Y7	12	O	Output for channel 7
Y8	11	O	Output for channel 8

(1)   Signal Types: I = Input, O = Output, G = Ground, P = Power.
(2)   RKS package only.

Product Folder Links: *SN74LVC9541A*

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
V_I	Input voltage range[2]		-0.5	6.5	V
V_O	Output voltage range in the high-impedance or power-off state[2]		-0.5	6.5	V
V_O	Output voltage range[2]		-0.5	V_{CC} + 0.5	V
I_{IK}	Input clamp current	V_I < 0V		-50	mA
I_{OK}	Output clamp current	V_O < 0V		-50	mA
I_O	Continuous output current			±50	mA
I_O	Continuous output current through V_{CC} or GND			±100	mA
T_J	Junction temperature		-65	150	°C
T_{stg}	Storage temperature		-65	150	°C

(1)   Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
(2)   The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002[2]	±1000	

(1)   JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2)   JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: *SN74LVC9541A*

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN	MAX	UNIT
V_{CC}	Supply voltage		1.1	3.6	V
V_I	Input voltage			5.5	V
V_O	Output voltage	(High or low state)		V_{CC}	V
V_O	Output voltage	3-state	0	5.5	V
V_{IH}	High-level input voltage	V_{CC} = 1.1V to 1.95V	0.65x Vcc		V
		V_{CC} = 2.3V to 2.7V	1.7		
		V_{CC} = 2.7V to 3.6V	2		
V_{IL}	Low-Level input voltage	V_{CC} = 1.1V to 1.95V		0.35x Vcc	V
		V_{CC} = 2.3V to 2.7V		0.7	
		V_{CC} = 2.7V to 3.6V		0.8	
I_{OH}	High-level output current	V_{CC} = 1.8V		-4	mA
		V_{CC} = 2.3V		-8	
		V_{CC} = 2.7V		-12	
		V_{CC} = 3V		-24	
I_{OL}	Low-level output current	V_{CC} = 1.8V		4	mA
		V_{CC} = 2.3V		8	
		V_{CC} = 2.7V		12	
		V_{CC} = 3V		24	
Δt/Δv	Input transition rise or fall rate			10	ns/V
T_A	Operating free-air temperature		-40	125	°C

5.4 Thermal Information

PACKAGE	PINS	THERMAL METRIC[1]						UNIT
		$R_{\theta JA}$	$R_{\theta JC(top)}$	$R_{\theta JB}$	Ψ_{JT}	Ψ_{JB}	$R_{\theta JC(bot)}$	
PW (TSSOP)	20	120.3	62.5	82.4	16.0	81.5	N/A	°C/W
DGS (VSSOP)	20	129.9	72.4	86.1	18.6	85.8	N/A	°C/W
RKS (VQFN)	20	87.2	93.4	59.8	24.9	59.6	44.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	T_A = 25°C			-40°C to 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{T+}	Positive-going input threshold voltage	1.1V	0.68		0.72	0.64		0.72	V
		1.2V	0.74		0.79	0.69		0.79	
		1.5V	0.89		0.97	0.83		0.99	
		1.65V	0.95		1.05	0.9		1.07	
		1.95V	1.07		1.2	1.02		1.23	
		2.3V	1.2		1.36	1.15		1.39	
		2.5V	1.27		1.44	1.23		1.47	
		2.7V	1.34		1.51	1.3		1.54	
		3V	1.44		1.62	1.41		1.64	
		3.6V	1.63		1.83	1.61		1.84	
V_{T-}	Negative-going input threshold voltage	1.1V	0.39		0.41	0.39		0.44	V
		1.2V	0.42		0.45	0.42		0.47	
		1.5V	0.51		0.54	0.51		0.54	
		1.65V	0.55		0.59	0.55		0.59	
		1.95V	0.64		0.68	0.64		0.68	
		2.3V	0.75		0.78	0.74		0.79	
		2.5V	0.81		0.84	0.8		0.85	
		2.7V	0.86		0.9	0.86		0.91	
		3V	0.94		0.99	0.94		1	
		3.6V	1.09		1.17	1.09		1.17	
ΔV_T	Hysteresis (V_{T+} – V_{T-})	1.1V	0.28		0.32	0.24		0.32	V
		1.2V	0.31		0.35	0.26		0.35	
		1.5V	0.37		0.43	0.31		0.46	
		1.65V	0.4		0.47	0.33		0.5	
		1.95V	0.43		0.53	0.36		0.56	
		2.3V	0.45		0.58	0.4		0.62	
		2.5V	0.46		0.6	0.41		0.64	
		2.7V	0.47		0.61	0.43		0.65	
		3V	0.49		0.63	0.46		0.66	
		3.6V	0.53		0.66	0.51		0.68	
V_{OH}	I_{OH}= −100µA	1.1V to 3.6V	V_{CC} - 0.2			V_{CC} - 0.2			V
	I_{OH}= −4mA	1.5V	1.24			1.2			
	I_{OH}= −4mA	1.65V	1.29			1.2			
	I_{OH}= −8mA	2.3V	1.9			1.75			
	I_{OH}= −12mA	2.7V	2.2			2.2			
		3V	2.4			2.4			
	I_{OH}= −24mA	3V	2.3			2.2			

Product Folder Links: *SN74LVC9541A*

5.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25°C$			-40°C to 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OL}	I_{OH}= 100µA	1.1V to 3.6V			0.1			0.15	V
	I_{OH}= 4mA	1.5V			0.15			0.4	
	I_{OH}= 4mA	1.65V			0.24			0.45	
	I_{OH}= 8mA	2.3V			0.3			0.7	
	I_{OH}= 12mA	2.7V			0.4			0.4	
		3V			0.35			0.45	
	I_{OH}= 24mA	3V			0.55			0.55	
I_I	V_I = V_{CC} or GND	3.6V			±1			±5	µA
I_{off}	V_I or V_O = V_{CC}	0V			±1			±10	µA
I_{OZ}	V_O = V_{CC} or GND	3.6V			±1			±15	µA
I_{CC}	V_I = V_{CC} or GND, I_O = 0	3.6V			1			40	µA
ΔI_{CC}	One input at V_{CC} - 0.6V, other inputs at V_{CC} or GND	2.7V to 3.6V			500			500	µA
C_I	V_I = V_{CC} or GND	3.3V		4.9			4.9		pF
C_O	V_O = V_{CC} or GND	3.3V		6.3			6.3		pF

5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V_{CC}	T_A = 25°C			-40°C to 125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t_{pd}	A	Y	C_L = 15pF	1.2V±0.1V			30.2			34	ns
				1.5V±0.12V			14.1			14.9	
			C_L = 30pF	1.8V±0.15V			10.4			11.5	
				2.5V±0.2V			6.3			7.2	
			C_L = 50pF	2.7V			6			6.9	
				3.3V±0.3V			5.7			6.5	
t_{en}	$\overline{OE}$	Y	C_L = 15pF	1.2V±0.1V			37.1			47.8	ns
				1.5V±0.12V			15.2			16.2	
			C_L = 30pF	1.8V±0.15V			11.3			12.3	
				2.5V±0.2V			7.2			8	
			C_L = 50pF	2.7V			7.6			8.4	
				3.3V±0.3V			6.7			7.4	
t_{dis}	$\overline{OE}$	Y	C_L = 15pF	1.2V±0.1V			31.7			37.7	ns
				1.5V±0.12V			15			16.7	
			C_L = 30pF	1.8V±0.15V			11.3			13.1	
				2.5V±0.2V			6.8			8	
			C_L = 50pF	2.7V			6.9			8	
				3.3V±0.3V			6.8			7.7	
$t_{sk(o)}$				3.3V±0.3V			0.3			0.3	ns
C_{PD}		Outputs Enabled	f = 10MHz	1.8V		14					pf
				2.5V		14.6					
				3.3V		14.5					
		Outputs Disabled	f = 10MHz	1.8V		1.5					
				2.5V		1.7					
				3.3V		1.9					

5.7 Typical Characteristics

T_A = 25°C (unless otherwise noted)

**Figure 5-1. Supply Current Across Supply Voltage**

Figure 5-2. Output Voltage vs Current in HIGH State


Figure 5-3. Output Voltage vs Current in LOW State


**Figure 5-4. Output Voltage vs Current in HIGH State; 5V Supply**


Figure 5-5. Output Voltage vs Current in LOW State; 5V Supply

Figure 5-6. Output Voltage vs Current in HIGH State; 3.3V Supply

Product Folder Links: *SN74LVC9541A*

5.7 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)

Figure 5-7. Output Voltage vs Current in LOW State; 3.3V Supply

**Figure 5-8. Output Voltage vs Current in HIGH State; 2.5V Supply**

**Figure 5-9. Output Voltage vs Current in LOW State; 2.5V Supply**

**Figure 5-10. Output Voltage vs Current in HIGH State; 1.8V Supply**

Figure 5-11. Output Voltage vs Current in LOW State; 1.8V Supply

Product Folder Links: *SN74LVC9541A*

6 Parameter Measurement Information

Phase relationships between waveforms are chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1MHz, Z_O = 50Ω, t_t ≤ 2.5ns.

The outputs are measured individually with one input transition per measurement.

Table 6-1. 3-State Outputs

TEST	S1	S2
t_{PLH}, t_{PHL}	OPEN	OPEN
t_{PLZ}, t_{PZL}	CLOSED	OPEN
t_{PHZ}, t_{PZH}	OPEN	CLOSED

Table 6-2. 3-State or Open-Drain Outputs

| V_{CC}	V_t	R_L	C_L	ΔV	V_{LOAD}
1.2V ± 0.1V	V_{CC}/2	2kΩ	15pF	0.1V	2×V_{CC}
1.5V ± 0.12V	V_{CC}/2	2kΩ	15pF	0.1V	2×V_{CC}
1.8V ± 0.15V	V_{CC}/2	1kΩ	30pF	0.15V	2×V_{CC}
2.5V ± 0.2V	V_{CC}/2	500Ω	30pF	0.15V	2×V_{CC}
2.7V	1.5V	500Ω	50pF	0.3V	6V
3.3V ± 0.3V	1.5V	500Ω	50pF	0.3V	6V

(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs

(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd}.

Figure 6-2. Voltage Waveforms Propagation Delays

(1) The greater between t_{PZL} and t_{PZH} is the same as t_{en}.

(2) The greater between t_{PLZ} and t_{PHZ} is the same as t_{dis}.

Figure 6-3. Voltage Waveforms Propagation Delays

(1) The greater between t_r and t_f is the same as t_t.

Figure 6-4. Voltage Waveforms, Input and Output Transition Times

Product Folder Links: *SN74LVC9541A*

7 Detailed Description

7.1 Overview

The SN74LVC9541A contains eight buffers with 3-state outputs and Schmitt-trigger inputs. The active low output enable pins ($\overline{OE1}$ and $\overline{OE2}$) control all eight channels, and are configured so that both must be low for the outputs to be active. When the outputs are enabled, the outputs are actively driven low or high. When the outputs are disabled, the outputs are set into the high-impedance state. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2V input to 1.8V output or 1.8V input to 3.3V output). In addition, the 5V tolerant input pins enable down translation (for example, 3.3V to 2.5V output).

7.2 Functional Block Diagram

Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs: driving high, driving low, and high impedance. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device can create fast edges into light loads, so consider routing and load conditions to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without damage. Limit the output power of the device to avoid damage from overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output does not source or sink current except minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the device does not control the output voltage. The output current is dependent on external factors. A floating node is a node that has no other drivers connected, and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while the device is in the high-impedance state. The value of the resistor depends on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10kΩ resistor meets these requirements.

Leave unused 3-state CMOS outputs disconnected.

7.3.2 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law (R = V ÷ I).

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, properly terminating unused inputs is still recommended. Driving the inputs with slow transitioning signals increases dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see *Understanding Schmitt Triggers*.

7.3.3 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0V. When disabled, the outputs neither source nor sink current, regardless of the input voltages. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

7.3.4 Clamp Diode Structure

Figure 7-1 shows the inputs and outputs to this device have negative clamping diodes only.

> **CAUTION**
> Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

**Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output**

7.4 Device Functional Modes

Table 7-1. Function Table

INPUTS[1]			OUTPUT[2]
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

(1)   L = input low, H = input high, X = don't care
(2)   L = output low, H = output high, Z = high impedance

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74LVC9541A can be used to drive signals over relatively long traces or transmission lines. A series damping resistor placed in series with the transmitter's output can be used to reduce ringing caused by impedance mismatches between the driver, transmission line, and receiver. The figure in the *Application Curve* section shows the received signal with three separate resistor values. Just a small amount of resistance can make a significant impact on signal integrity in this type of application.

8.2 Typical Application

Figure 8-1. Typical Application Block Diagram

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC9541A plus the maximum static supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC9541A plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LVC9541A can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LVC9541A can drive a load with total resistance described by $R_L \geq V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL}. When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

TEXAS
INSTRUMENTS
www.ti.com

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{t-(min)}$ to be considered a logic LOW, and $V_{t+(max)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC9541A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10kΩ resistor value is often used due to these factors.

The SN74LVC9541A has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the $\Delta V_{T(min)}$ in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
2. Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC9541A to one or more of the receiving devices.
3. Ensure the resistive load at the output is larger than (V_{CC} / $I_{O(max)}$) Ω. Doing this will not violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.


8.2.2.1 Application Curve

Figure 8-2. Simulated Signal Integrity at the Receiver with Different Damping Resistor (R$_d$) Values

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance.

A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

- Bypass capacitor placement
    - Place near the positive supply terminal of the device
    - Provide an electrically short ground return path
    - Use wide traces to minimize impedance
    - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
    - 8mil to 12mil trace width
    - Lengths less than 12cm to minimize transmission line effects
    - Avoid 90° corners for signal traces
    - Use an unbroken ground plane below signal traces
    - Flood fill areas around signal traces with ground
    - Parallel traces must be separated by at least 3x dielectric thickness
    - For traces longer than 12cm
        - Use impedance controlled traces
        - Source-terminate using a series damping resistor near the output
        - Avoid branches; buffer each signal that must branch separately

8.4.2 Layout Example

Figure 8-3. Example Trace Corners for Improved Signal Integrity

Product Folder Links: *SN74LVC9541A*

**Figure 8-4. Example Bypass Capacitor Placement
for TSSOP and Similar Packages**

**Figure 8-5. Example Bypass Capacitor Placement
for WQFN and Similar Packages**

**Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages**

Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, *CMOS Power Consumption and C_{pd} Calculation* application note
• Texas Instruments, *Designing With Logic* application note
• Texas Instruments, *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2026	*	Initial Release

Product Folder Links: *SN74LVC9541A*

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVC9541ADGSR	Active	Production	VSSOP (DGS) | 20	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C9541A
SN74LVC9541APWR	Active	Production	TSSOP (PW) | 20	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC9541A

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC9541A :

- Automotive : SN74LVC9541A-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC9541ADGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74LVC9541APWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC9541ADGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74LVC9541APWR	TSSOP	PW	20	3000	353.0	353.0	32.0

6.6 / 6.2 TYP

A

PIN 1 INDEX AREA

1

20

18X 0.65

6.6 / 6.4 NOTE 3

2X 5.85

10

11

20X 0.30 / 0.19

B

4.5 / 4.3 NOTE 4

⊕ 0.1 Ⓜ C A B

C — SEATING PLANE

◁ 0.1 C

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25 GAGE PLANE

0.15 / 0.05

0° -8°

0.75 / 0.50

**DETAIL A**
TYPICAL

4220206/A   02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

20X (1.5)

SYMM

1

20X (0.45)

(R0.05) TYP

20

18X (0.65)

SYMM

10

11

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

**SOLDER MASK DETAILS**

4220206/A   02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

20X (1.5)

20X (0.45)

18X (0.65)

(R0.05) TYP

(5.8)

SYMM

SYMM

4220206/A   02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PIN 1 INDEX AREA

A

5.1 / 4.7 TYP

18X [0.5]

20

1

5.2 / 5.0 NOTE 3

2X [4.5]

10

11

B

3.1 / 2.9

20X 0.275 / 0.165

⊕ 0.1 Ⓜ C A B

C

◁ 0.1 C

SEATING PLANE

4X (0° -15°)

SEE DETAIL A

4X (7° -15°)

(0.15) TYP

0.25

GAGE PLANE

0° -8°

0.7 / 0.4

1.1 MAX

0.15 / 0.05

DETAIL A
TYPICAL

4226367/A   10/2020

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. No JEDEC registration as of September 2020.
5. Features may differ or may not be present.

20X (1.45)

20X (0.3)

(R0.05) TYP

18X (0.5)

1

10

SYMM

SYMM

20

11

(4.4)

LAND PATTERN EXAMPLE
SCALE: 16X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4226367/A   10/2020

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

20X (1.45)

20X (0.3)

1

(R0.05) TYP

(18X 0.5)

10

20

11

SYMM

SYMM

(4.4)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 16X

4226367/A   10/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
    design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025