

SN74LVC595A-Q1 Automotive 8-Bit Shift Register With 3-State Output Registers

1 Features

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Operating range from 1.1V to 3.6V
- Over-voltage tolerant inputs support up to 5.5V independent of V_{CC}
- Supports partial-power-down with back drive protection (Ioff)
- High push-pull output drive strength:
 - ±24mA at 3.3V
 - ±8mA at 2.3V
 - ±4mA at 1.65V
- Latch-up performance exceeds 250mA per JESD78 and AEC-Q100-004

2 Applications

- Network switches
- Power infrastructures
- LED displays
- Servers


3 Description

The SN74LVC595A-Q1 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs except QH' are in the high-impedance state.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE(3)						
SN74LVC595A-	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm						
Q1	PW (TSSOP, 16)	5.00mm × 6.4mm	5.00mm × 4.4mm						

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length x width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)


Table of Contents

1	Features	1
2	Applications	1
	Description	
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	
	5.5 Electrical Characteristics	6
	5.6 Switching Characteristics	
	5.7 Timing Characteristics	
	5.8 Typical Characteristics	
6	Parameter Measurement Information	
	Detailed Description	
	7.1 Overview	
	7.2 Functional Block Diagram	
	7.3 Feature Description	

7.4 Device Functional Modes	.17
8 Application and Implementation	18
8.1 Application Information	18
8.2 Typical Application	19
8.3 Power Supply Recommendations	23
8.4 Layout	23
9 Device and Documentation Support	25
9.1 Documentation Support	25
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	25
9.4 Trademarks	25
9.5 Electrostatic Discharge Caution	25
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	25
11.1 Mechanical Data	26



4 Pin Configuration and Functions






Figure 4-2. BQB Package, 16-Pin WQFN (Top View)

Figure 4-1. PW Package 16-Pin TSSOP (Top View)

Table 4-1. Pin Functions

	PIN		DESCRIPTION
NAME	NO.	- I/O	DESCRIPTION
GND	8	_	Ground Pin
ŌĒ	13	I	Output Enable
Q _A	15	0	Q _A Output
Q _B	1	0	Q _B Output
Q _C	2	0	Q _C Output
Q_D	3	0	Q _D Output
Q _E	4	0	Q _E Output
Q _F	5	0	Q _F Output
Q_G	6	0	Q _G Output
Q _H	7	0	Q _H Output
Q _H '	9	0	Q _H Output
RCLK	12	I	RCLK Input
SER	14	1	SER Input
SRCLK	11	1	SRCLK Input
SRCLR	10	1	SRCLR Input
V _{CC}	16	_	Power Pin



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	6.5	V
VI	Input voltage range ⁽²⁾			-0.5	6.5	V
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	V		-50	mA
I _{OK}	Output clamp current	V _O < 0)V		-50	mA
Io	Continuous output current	•			±50	mA
Io	Continuous output current throug	gh V _{CC} or GND			±100	mA
TJ	Junction temperature		-65	150	°C	
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	±2000	
V _(ESD)		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

SPECIFICATION	DESCRIPTION	CONDITION	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.1	3.6	V
VI	Input voltage			5.5	V
Vo	Output voltage	(High or low state)		V _{CC}	V
		V _{CC} = 1.8V		-4	
	Lligh level output ourrent	V _{CC} = 2.3V		-8	m Λ
Гон	High-level output current	V _{CC} = 2.7V		-12	mA
		V _{CC} = 3V		-24	
		V _{CC} = 1.8V		4	
	Low-level output current	V _{CC} = 2.3V		8	mA
I _{OL}	Low-level output current	V _{CC} = 2.7V		12	ША
		V _{CC} = 3V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	125	°C
V _{IH}	High-level input voltage	V _{CC} = 1.1V	0.75		V
V _{IH}	High-level input voltage	V _{CC} = 1.2V	0.78		V
V _{IH}	High-level input voltage	V _{CC} = 1.5V	0.975		V
V _{IH}	High-level input voltage	V _{CC} = 1.65V	1.075		V
V _{IH}	High-level input voltage	V _{CC} = 1.95V	1.2675		V
V _{IH}	High-level input voltage	V _{CC} = 2.3V	1.7		V
V _{IH}	High-level input voltage	V _{CC} = 2.7V	1.7		V
V _{IH}	High-level input voltage	V _{CC} = 3.6V	2		V
V _{IL}	Low-Level input voltage	V _{CC} = 1.1V		0.40	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.2V		0.42	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.5V		0.525	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.65V		0.5775	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.95V		0.6825	V
V _{IL}	Low-Level input voltage	V _{CC} = 2.3V		0.7	V
V _{IL}	Low-Level input voltage	V _{CC} = 2.7V		0.7	V
V _{IL}	Low-Level input voltage	V _{CC} = 3.6V		0.8	V

5.4 Thermal Information

DACKAGE	PACKAGE PINS		THERMAL METRIC ⁽¹⁾					
PACKAGE	PINS	R _{0JA}	R _{0JC(top)}	R _{0JB}	Ψ_{JT}	Ψ_{JB}	R _{0JC(bot)}	UNIT
PW (TSSOP)	16	136.2	73.6	94.3	18.2	93.3	-	°C/W
BQB (WQFN)	16	84.4	88.8	54.5	14.1	54.4	30.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	TT0T 00\\D\T\0\\0	.,	-40°C to	125°C		
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	1.1V to 3.6V	V _{CC} - 0.2			V
V _{OH}	I _{OH} = -100 μA	1.2V to 3.6V	V _{CC} - 0.2			V
V _{OH}	I _{OH} = –4 mA	1.65V	1.2	-		V
V _{OH}	I _{OH} = –8 mA	2.3V	1.75			V
V _{OH}	10. 10.	2.7V	2.2	-		V
V _{OH}	I _{OH} = −12 mA	3V	2.4			V
V _{OH}	I _{OH} = –24 mA	3V	2.2			V
V _{OL}	I _{OL} = 100 μA	1.1V to 3.6V			0.15	V
V _{OL}	I _{OL} = 100 μA	1.2V to 3.6V			0.2	V
V _{OL}	I _{OL} = 4 mA	1.65V		-	0.45	V
V _{OL}	I _{OL} = 8 mA	2.3V			0.7	V
V _{OL}	1. 40	2.7V			0.4	V
V _{OL}	I _{OL} = 12 mA	3V			0.45	V
V _{OL}	I _{OL} = 24 mA	3V			0.55	V
I _I	V _I = V _{CC} or GND	3.6V		-	±5	μA
I _{off}	V_I or $V_O = V_{CC}$	0V			±10	μΑ
I _{OZ}	V _O = V _{CC} or GND	3.6V			±15	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6V			40	μΑ
ΔI _{CC}	One input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND	2.7V to 3.6V			500	μΑ
Cı	V _I = V _{CC} or GND	3.3V				pF
Co	V _O = V _{CC} or GND	3.3V				pF
V _{POR}	V _{CC} ramp rate of 1ms/V to 100ms/V	1.1V to 1.62V			1.0	V
V _{POR}	V _{CC} ramp rate of 6µs/V to 100ms/V	1.65V to 3.6V			1.5	V
C _{PD}	f = 10 MHz	1.8V		31		pF
C _{PD}	f = 10 MHz	2.5V		31		pF
C _{PD}	f = 10 MHz	3.3V		32		pF
		1.8V				
C _{PD}	Outputs disabled, f = 10 MHz	2.5V				pF
		3.3V				

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted). See #i#Parameter Measurement Information

DADAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	V	-40°C to 125°C		UNIT	
PARAMETER	(INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	UNII
t _{pd}	RCLK	QA - QH	C _L = 15pF	1.2V ± 0.1V		43.5	56.5	ns
t_{pd}	RCLK	QA - QH	C _L = 15pF	1.5V ± 0.12V		15	16.9	ns
t_{pd}	RCLK	QA - QH	C _L = 30pF	1.8V ± 0.15V	2.0	11.4	18.2	ns
t _{pd}	RCLK	QA - QH	C _L = 30pF	2.5V ± 0.2V	1.5	6.8	9.3	ns
t _{pd}	RCLK	QA - QH	C _L = 50pF	2.7V	1.5	6.5	8.7	ns
t _{pd}	RCLK	QA - QH	C _L = 50pF	3.3V ± 0.3V	1.2	3.4	7.7	ns
t _{pd}	SRCLK	QH'	C _L = 15pF	1.2V ± 0.1V		44	57	ns
t _{pd}	SRCLK	QH'	C _L = 15pF	1.5V ± 0.12V		15.8	16.8	ns
t _{pd}	SRCLK	QH'	C _L = 30pF	1.8V ± 0.15V	2.0	11	18.2	ns
t _{pd}	SRCLK	QH'	C _L = 30pF	2.5V ± 0.2V	1.5	6.4	9.3	ns
t _{pd}	SRCLK	QH'	C _L = 50pF	2.7V	1.5	6.1	8.7	ns
t _{pd}	SRCLK	QH'	C _L = 50pF	3.3V ± 0.3V	1.5	3.4	7.7	ns
t _{pd}	SRCLR	QH'	C _L = 15pF	1.2V ± 0.1V		36	43	ns
t _{pd}	SRCLR	QH'	C _L = 15pF	1.5V ± 0.12V		15.5	16.6	ns
t _{pd}	SRCLR	QH'	C _L = 30pF	1.8V ± 0.15V	2.0	11.2	18.2	ns
t _{pd}	SRCLR	QH'	C _L = 30pF	2.5V ± 0.2V	1.5	6.55	9.3	ns
t _{pd}	SRCLR	QH'	C _L = 50pF	2.7V	1.5	6.5	8.7	ns
t _{pd}	SRCLR	QH'	C _L = 50pF	3.3V ± 0.3V	1.2	3.5	7.7	ns
t _{pzh}	ŌĒ	QA - QH	C _L = 15pF	1.2V ± 0.1V		34	42	ns
t _{pzh}	ŌĒ	QA - QH	C _L = 15pF	1.5V ± 0.12V		13.6	14.3	ns
t _{pzh}	ŌĒ	QA - QH	C _L = 30pF	1.8V ± 0.15V	2.0	10	16.2	ns
t _{pzh}	ŌE	QA - QH	C _L = 30pF	2.5V ± 0.2V	1.5	6.1	9.2	ns
t _{pzh}	ŌE	QA - QH	C _L = 50pF	2.7V	1.5	6.6	8.7	ns
t _{pzh}	ŌĒ	QA - QH	C _L = 50pF	3.3V ± 0.3V	1.2	3.5	7.7	ns
t _{pzl}	ŌĒ	QA - QH	C _L = 15pF	1.2V ± 0.1V		31	40.5	ns
t _{pzl}	ŌĒ	QA - QH	C _L = 15pF	1.5V ± 0.12V		13	13.5	ns
t _{pzl}	ŌE	QA - QH	C _L = 30pF	1.8V ± 0.15V	2.0	10	16.2	ns
t _{pzl}	ŌE	QA - QH	C _L = 30pF	2.5V ± 0.2V	1.5	6.4	9.2	ns
t _{pzl}	ŌĒ	QA - QH	C _L = 50pF	2.7V	1.5	6.6	8.7	ns
t _{pzl}	ŌĒ	QA - QH	C _L = 50pF	3.3V ± 0.3V	1.2	3.5	7.7	ns
t _{phz}	ŌĒ	QA - QH	C _L = 15pF	1.2V ± 0.1V		27.5	32	ns
t _{phz}	ŌE	QA - QH	C _L = 15pF	1.5V ± 0.12V		13.5	15.5	ns
t _{phz}	ŌE	QA - QH	C _L = 30pF	1.8V ± 0.15V	2.0	10.5	11.2	ns
t _{phz}	ŌĒ	QA - QH	C _L = 30pF	2.5V ± 0.2V	1.2	6	6.6	ns
t _{phz}	ŌĒ	QA - QH	C _L = 50pF	2.7V	1.2	6.41	7.1	ns
t _{phz}	ŌĒ	QA - QH	C _L = 50pF	3.3V ± 0.3V	1.2	3.5	6.5	ns
t _{plz}	ŌĒ	QA - QH	C _L = 15pF	1.2V ± 0.1V		26.5	32	ns
t _{plz}	ŌĒ	QA - QH	C _L = 15pF	1.5V ± 0.12V		12.1	13.4	ns
t _{plz}	ŌĒ	QA - QH	C _L = 30pF	1.8V ± 0.15V	2.0	9.2	11.2	ns
t _{plz}	ŌĒ	QA - QH	C _L = 30pF	2.5V ± 0.2V	1.2	5.9	6.62	ns
t _{plz}	ŌĒ	QA - QH	C _L = 50pF	2.7V	1.2	6.5	7.1	ns
t _{plz}	ŌĒ	QA - QH	C _L = 50pF	3.3V ± 0.3V	1.2	3.5	6.81	ns



over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted). See #i#Parameter Measurement Information

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	V	-40°C to 125°C		UNIT	
PARAMETER	(INPUT)	10 (001701)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	ONII
t _{sk(o)}				3.3V ± 0.3V			1	ns
C _{PD}		Outputs Enabled		1.8V		45		pf
C _{PD}		Outputs Enabled		2.5V		40		pf
C _{PD}		Outputs Enabled		3.3V		35		pf
C _{PD}		Outputs Disabled		1.8V		22		pf
C _{PD}		Outputs Disabled		2.5V		23		pf
C _{PD}		Outputs Disabled		3.3V		24		pf

5.7 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V	-40°C to 125	5°C	UNIT
PARAMETER	DESCRIPTION	CONDITION	V _{cc}	MIN	MAX	UNII
£	Clask frames		1.2V ± 0.1V		20	N41.1-
f _{clock}	Clock frequency		1.5V ± 0.12V		100	MHz
		1.8V ± 0.15V		104		
f	Clock frequency		2.5V ± 0.2V		115	MHz
f _{clock}	Clock frequency		2.7V		105	IVIITZ
			3.3V ± 0.3V		104	
		CDCL // high or low	1.2V ± 0.1V	20		
		SRCLK high or low	1.5V ± 0.12V	7		C
_	Pulse duration	ulse duration RCLK high or low SRCLR low	1.2V ± 0.1V	20		nS
t _W			1.5V ± 0.12V	7		
			1.2V ± 0.1V	7		nS
			1.5V ± 0.12V	7		nS
			1.8V ± 0.15V	7		
		SRCLK high or low	2.5V ± 0.2V	5.5		-
			2.7V	5		
			3.3V ± 0.3V	4.5		
			1.8V ± 0.15V	7		nS
4	Pulse duration	RCLK high or low	2.5V ± 0.2V	5.5		
t _W	Pulse duration	RCLK High of low	2.7V	5		
			3.3V ± 0.3V	4.5		
			1.8V ± 0.15V	5.5		nS
		SRCLR low	2.5V ± 0.2V	4.5		nS
		SKULK IUW	2.7V	3		nS
			3.3V ± 0.3V	3		nS

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




over recommended operating free-air temperature range (unless otherwise noted)

D. D	DECODINE	COMPLETION	.,	-40°C to 125°C	LINUT	
PARAMETER	DESCRIPTION	CONDITION	V _{CC}	MIN MAX	UNIT	
		CED before CDCLI/A	1.2V ± 0.1V	21		
		SER before SRCLK↑	1.5V ± 0.12V	5.5	nS	
		CDCLIVA hafara DCLIVA	1.2V ± 0.1V	46	113	
		SRCLK↑ before RCLK↑	1.5V ± 0.12V	9.5		
	Catua tima	CDCLD low before CDCL VA	1.2V ± 0.1V	25.4	nS	
t _{SU}	Setup time	SRCLR low before SRCLK↑	1.5V ± 0.12V	9.25	nS	
		SRCLR high (inactive) before	1.2V ± 0.1V	12.6	nS	
		SRCLK↑	1.5V ± 0.12V	5.5	nS	
		SRCLR high (inactive) before	1.2V ± 0.1V	25.4	nS	
		RCLK↑	1.5V ± 0.12V	9.25	nS	
			1.8V ± 0.15V	5.5		
		OFD before ODOLKA	2.5V ± 0.2V	4.5		
		SER before SRCLK↑	2.7V	2.5		
			3.3V ± 0.3V	2.5	0	
			1.8V ± 0.15V	6	nS	
	Setup time before CLK↑		2.5V ± 0.2V	3.5		
		SRCLK↑ before RCLK↑	2.7V	2.5		
			3.3V ± 0.3V	2.5		
			1.8V ± 0.15V	8.5	nS	
		SRCLR low before SRCLK↑	2.5V ± 0.2V	5.5	nS	
t _{SU}			2.7V	4.5	nS	
			3.3V ± 0.3V	4.5	nS	
			1.8V ± 0.15V	5.5	nS	
		SRCLR high (inactive) before	2.5V ± 0.2V	4.5	nS	
		SRCLK↑	2.7V	2.5	nS	
			3.3V ± 0.3V	2.5	nS	
			1.8V ± 0.15V	5.5	nS	
		RCLR high (inactive) before	2.5V ± 0.2V	4.5	nS	
		RCLK↑	2.7V	2.5	nS	
			$3.3V \pm 0.3V$	2.5	nS	
t _H	I lold time	CED offer CDCL I/A	1.2V ± 0.1V	6		
	Hold time	SER after SRCLK↑	1.5V ± 0.12V	2.0	- nS	
			1.8V ± 0.15V	2.0		
	I lold time	CED offer CDCL VA	2.5V ± 0.2V	2.0	nS	
t _H	Hold time	SER after SRCLK↑	2.7V	2.0		
			3.3V ± 0.3V	1.5		



5.8 Typical Characteristics

T_A = 25°C (unless otherwise noted)





5.8 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)




Figure 5-7. Output Voltage vs Current in LOW State; 5V Supply




Figure 5-8. Output Voltage vs Current in HIGH State; 3.3V Supply




Figure 5-9. Output Voltage vs Current in LOW State; 3.3V Supply




Figure 5-10. Output Voltage vs Current in HIGH State; 2.5V Supply




Figure 5-11. Output Voltage vs Current in LOW State; 2.5V Supply





Figure 5-12. Output Voltage vs Current in HIGH State; 1.8V Supply



5.8 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)





6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: $PRR \le 1MHz$, $Z_O = 50\Omega$, $t_t \le 2.5ns$.

The outputs are measured individually with one input transition per measurement.

Table 6-1. 3-State Outputs


TEST	S1	S2	R _L	C _L	ΔV	V _{LOAD}
t _{PLH} , t _{PHL}	OPEN	OPEN	500Ω	50pF	_	_
t _{PLZ} , t _{PZL}	CLOSED	OPEN	500Ω	50pF	0.3V	2×V _{CC}
t _{PHZ} , t _{PZH}	OPEN	CLOSED	500Ω	50pF	0.3V	_

Table 6-2. 3-State or Open-Drain Outputs

V _{cc}	V _t	R _L	CL	ΔV	V _{LOAD}
1.2V ± 0.1V	V _{CC} /2	2kΩ	15pF	0.1V	2×V _{CC}
1.5V ± 0.12V	V _{CC} /2	2kΩ	15pF	0.1V	2×V _{CC}
1.8V ± 0.15V	V _{CC} /2	1kΩ	30pF	0.15V	2×V _{CC}
2.5V ± 0.2V	V _{CC} /2	500Ω	30pF	0.15V	2×V _{CC}
2.7V	1.5V	500Ω	50pF	0.3V	6V
3.3V ± 0.3V	1.5V	500Ω	50pF	0.3V	6V

Table 6-3. Push-Pull Outputs

Table Coll admir all Calpate										
V _{cc}	V _t	R _L	CL	ΔV						
1.2V ± 0.1V	V _{CC} /2	2kΩ	15pF	0.1V						
1.5V ± 0.12V	V _{CC} /2	2kΩ	15pF	0.1V						
1.8V ± 0.15V	V _{CC} /2	1kΩ	30pF	0.15V						
2.5V ± 0.2V	V _{CC} /2	500Ω	30pF	0.15V						
2.7V	1.5V	500Ω	50pF	0.3V						
3.3V ± 0.3V	1.5V	500Ω	50pF	0.3V						



(1) C_L includes probe and test-fixture capacitance.


From Output Under Test $C_L^{(1)}$ R_L

Test


(1) C_{L} includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs

Figure 6-2. Load Circuit for Push-Pull Outputs








- (1) The greater between $t_{\mbox{\scriptsize PZL}}$ and $t_{\mbox{\scriptsize PZH}}$ is the same as $t_{\mbox{\scriptsize en}}.$
- (2) The greater between t_{PLZ} and t_{PHZ} is the same as t_{dis} .

Figure 6-3. Voltage Waveforms Propagation Delays

Figure 6-4. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t.

Figure 6-5. Voltage Waveforms, Input and Output Transition Times



7 Detailed Description

7.1 Overview

Figure 7-1 describes the SN74LVC595A-Q1, an 8-bit shift register that feeds an 8-bit D-type storage register. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register. Outputs Q_A through Q_H are controlled by the output enable (\overline{OE}) input. The serial output Q_H is always active.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for the SN74LVC595A-Q1



7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.

7.3.2 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

7.3.3 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a $10k\Omega$ resistor, however, is recommended and will typically meet all requirements.

7.3.4 Clamp Diode Structure

Figure 7-2 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Product Folder Links: SN74LVC595A-Q1






Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Function Table lists the functional modes of the SN74LVC595A-Q1.

Table 7-1. Function Table

	INDUTO							
		INPUTS			FUNCTION			
SER	SRCLK	SRCLR	RCLK	ŌĒ	Tonomon			
Х	X	X	Х	Н	Outputs Q _A – Q _H are disabled			
Х	Х	Х	Х	L	Outputs Q _A – Q _H are enabled.			
Х	Х	L	Х	Х	Shift register is cleared.			
L	1	Н	Х	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.			
Н	1	Н	Х	х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.			
Х	Х	Н	1	Х	Shift-register data is stored in the storage register.			
Х	1	Н	1	х	Data in shift register is stored in the storage register, the data is then shifted through.			



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, the SN74LVC595A-Q1 is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN74LVC595A-Q1 does not need a communication interface for control. It can be easily operated with simple GPIO pins.

The $\overline{\text{OE}}$ pin is used to easily disable the outputs when the displays need to be turned off or connected to a PWM signal to control brightness. However, this pin can be tied low and the outputs of the SN74LVC595A-Q1 can be controlled accordingly to turn off all the outputs reducing the I/O needed to three. There is no practical limitation to how many SN74LVC595A-Q1 devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, the shift register needs to be cleared and then clocked into the output register. As shown in the Typical Application Block Diagram, an RC circuit can be connected to the \overline{SRCLR} pin to initialize the shift register to all zeros. With the \overline{OE} pin pulled up with a resistor, this process can be performed while the outputs are in a high-impedance state eliminating any erroneous data causing issues with the displays.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



8.2 Typical Application




Figure 8-1. Typical Application Block Diagram



8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC595A-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC595A-Q1 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74LVC595A-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LVC595A-Q1 can drive a load with total resistance described by $R_L \ge V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC595A-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The SN74LVC595A-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.



8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN74LVC595A-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

8.2.3 Application Curves




Figure 8-2. Simplified Functional Diagram Showing Clock Operation

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

- · Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - Parallel traces must be separated by at least 3x dielectric thickness
 - For traces longer than 12cm
 - · Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer each signal that must branch separately

8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity






Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES		
May 2025	*	Advance Information Release		

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




11.1 Mechanical Data

PACKAGE OUTLINE

BQB0016B

WQFN - 0.8 mm max height



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

BQB0016B

WQFN - 0.8 mm max height



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

BQB0016B

WQFN - 0.8 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side.

 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

 5. Reference JEDEC registration MO-153.






EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



www.ti.com




EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.



www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
PCLVC595AWBQBRQ1	Active	Preproduction	WQFN (BQB) 16	3000 LARGE T&R	-	Call TI	Call TI	-	
PSN74LVC595APWRQ1	Active	Preproduction	TSSOP (PW) 16	3000 LARGE T&R	-	Call TI	Call TI	-	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC595A-Q1:

Catalog: SN74LVC595A

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025


NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product

2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated