









SN74LVC2G66-Q1 SCES829B - JUNE 2011 - REVISED OCTOBER 2021

# SN74LVC2G66-Q1 Automotive Dual Bilateral Analog Switch

#### 1 Features

- · Functional safety-capable
  - Documentation available to aid functional safety system design
- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: –40°C to +125°C ambient operating temperature range
  - Device HBM ESD classification level H2
  - Device CDM ESD classification level C3B
- 1.65 V to 5.5 V V<sub>CC</sub> operation
- Inputs accept voltages to 5.5 V
- High on-off output voltage ratio
- High degree of linearity
- · High speed, typically 0.5 ns  $(V_{CC} = 3 \text{ V}, C_{L} = 50 \text{ pF})$
- Rail-to-rail input output
- Low on-state resistance, typically ≉6 Ω  $(V_{CC} = 4.5 \text{ V})$

### 2 Applications

- Wireless devices
- Audio and video signal routing
- Portable computing
- · Wearable devices
- Signal gating, chopping, modulation or demodulation (modem)
- Signal multiplexing for analog-to-digital and digitalto-analog conversion systems

### 3 Description


The design of this dual bilateral analog switch is for 1.65 V to 5.5 V  $V_{CC}$  operation. The SN74LVC2G66-Q1 can handle both analog and digital signals. The device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction. Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC2G66-Q1	VSSOP (8)	2.30 mm × 2.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram, Each Switch (Positive Logic)



### **Table of Contents**

1 Features	1	9.2 Functional Block Diagram	14
2 Applications		9.3 Feature Description	
3 Description		9.4 Device Functional Modes	
4 Revision History	2	10 Application and Implementation	
5 Ordering Information	3	10.1 Application Information	
6 Pin Configuration and Functions		10.2 Typical Application	
7 Specifications		11 Power Supply Recommendations	
7.1 Absolute Maximum Ratings	4	12 Layout	17
7.2 ESD Ratings	4	12.1 Layout Guidelines	17
7.3 Thermal Information	4	12.2 Layout Example	
7.4 Recommended Operating Conditions	4	13 Device and Documentation Support	18
7.5 Electrical Characteristics		13.1 Documentation Support	
7.6 Switching Characteristics	6	13.2 Receiving Notification of Documentation Updates	s18
7.7 Analog Switch Characteristics		13.3 Support Resources	18
7.8 Operating Characteristics	7	13.4 Trademarks	
7.9 Typical Characteristics		13.5 Electrostatic Discharge Caution	18
8 Parameter Measurement Information		13.6 Glossary	
9 Detailed Description	14	14 Mechanical, Packaging, and Orderable	
9.1 Overview		Information	18

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (July 2012) to Revision B (October 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added functional safety text to the data sheet	1
	Added the Detailed Description sections	
•	Added the Application and Implementation sections	15
•	Added the Power Supply Reccommendations section	16
•	Added the Layout sections	<mark>17</mark>
	Added the Device and Documentation sections	



# **5 Ordering Information**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)	
–40°C to 125°C	VSSOP – DCU	Reel of 3000	SN74LVC2G66QDCURQ1	CAY_	

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) DCU: The actual top-side marking has one additional character that designates the assembly/test site.

# **6 Pin Configuration and Functions**




Figure 6-1. DCU Package 8-Pin VSSOP Top View

#### **Pin Functions**

PIN		- I/O	DESCRIPTION			
NAME	NAME		DESCRIPTION			
1A	1	I/O	Bidirectional signal to be switched			
1B	2	I/O	Bidirectional signal to be switched			
2C	3	I	Controls the switch (L = OFF, H = ON)			
GND	4	_	Ground pin			
2A	5	I/O	Bidirectional signal to be switched			
2B	6	I/O	Bidirectional signal to be switched			
1C	7	I	Controls the switch (L = OFF, H = ON)			
V <sub>CC</sub>	8	_	Power Pin			



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	6.5	V
VI	Input voltage range <sup>(2) (3)</sup>		-0.5	6.5	V
Vo	Switch I/O voltage range <sup>(2) (3) (4)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port diode current	$V_{I/O} < 0 \text{ or } V_{I/O} > V_{CC}$		-50	mA
I <sub>T</sub>	On-state switch current	$V_{I/O} = 0$ to $V_{CC}$		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic o	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	2000	\/
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 7.3 Thermal Information

		SN74LVC2G66-Q1	
	THERMAL METRIC <sup>(1)</sup>	DCU (VSSOP)	UNIT
		8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	204.4	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	77	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	82.7	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.4 Recommended Operating Conditions

### See (1)

		MIN	MAX	UNIT
Supply voltage		1.65	5.5	V
I/O port voltage		0	V <sub>CC</sub>	V
	V <sub>CC</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> × 0.65		
High-level input voltage, control input	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		W
	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
	V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
	I/O port voltage	I/O port voltage	Supply voltage	Supply voltage

Product Folder Links: SN74LVC2G66-Q1

<sup>2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(3)</sup> Exceeding the input and output negative-voltage ratings is permitted when in observance of the input and output clamp-current ratings.

<sup>4)</sup> This limit on this value is limited 5.5 V maximum.



# 7.4 Recommended Operating Conditions (continued)

See (1)

			MIN	MAX	UNIT	
		V <sub>CC</sub> = 1.65 V to 1.95 V	\	/ <sub>CC</sub> × 0.35		
	Low level input veltage, central input	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V	
V <sub>IL</sub>	Low-level input voltage, control input	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3		
VI	Control input voltage		0	5.5	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V		20		
A+/A.,	Input transition rise/fall time	V <sub>CC</sub> = 2.3 V to 2.7 V		20	no/\/	
Δt/Δv		V <sub>CC</sub> = 3 V to 3.6 V		10	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		10		
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> Hold all unused inputs of the device at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	TEST CONDITIONS			MAX	UNIT
			I <sub>S</sub> = 4 mA	1.65 V	12.5	35	
_	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$	I <sub>S</sub> = 8 mA	2.3 V	9	30	Ω
r <sub>on</sub>	On-state switch resistance	(see Figure 8-1 and Figure 7-1)	I <sub>S</sub> = 24 mA	3 V	7.5	20	22
			I <sub>S</sub> = 32 mA	4.5 V	6	15	
			I <sub>S</sub> = 4 mA	1.65 V	85	120 <sup>(1)</sup>	
  r , ,	Peak on-state resistance	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$	I <sub>S</sub> = 8 mA	2.3 V	22	30 <sup>(1)</sup>	Ω
r <sub>on(p)</sub>	reak on-state resistance	(see Figure 8-1 and Figure 7-1)	I <sub>S</sub> = 24 mA	3 V	12	25	22
			I <sub>S</sub> = 32 mA	4.5 V	7.5	20	
			I <sub>S</sub> = 4 mA	1.65 V		10	
Δr <sub>on</sub>	Difference of on-state resistance	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$	I <sub>S</sub> = 8 mA	2.3 V		8	Ω
On	between switches	(see Figure 8-1 and Figure 7-1)	I <sub>S</sub> = 24 mA	3 V		6	
			I <sub>S</sub> = 32 mA	4.5 V		5	
.	0	$V_1 = V_{CC}$ and $V_0 = GND$ or		5.5 V		±2	
I <sub>S(off)</sub>	Off-state switch leakage current	$V_I$ = GND and $V_O$ = $V_{CC}$ , $V_C$ = $V_{IL}$ (see Figure 8-2)				±0.1 <sup>(1)</sup>	μА
lo,	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ , $V_O =$	Open	5.5 V		±2	μA
I <sub>S(on)</sub>	On state switch realitage current	(see Figure 8-3)		0.0 1		±0.1 <sup>(1)</sup>	μπ
l <sub>l</sub>	Control input current	$V_C = V_{CC}$ or GND		5.5 V		±1	μA
<u>"</u>	Control input durion	VC VCC OF ONE		0.0 1		±0.1 <sup>(1)</sup>	μπ
Icc	Supply current	$V_C = V_{CC}$ or GND		5.5 V		15	μA
100	Сарру санонс	VC VCC OF OND		3.5 V		1(1)	
ΔI <sub>CC</sub>	Supply-current change	$V_C = V_{CC} - 0.6 V$		5.5 V		500	μΑ
C <sub>ic</sub>	Control input capacitance			5 V	3.5		pF
C <sub>io(off)</sub>	Switch input/output capacitance			5 V	6		pF
C <sub>io(on)</sub>	Switch input/output capacitance			5 V	14		pF

(1)  $T_A = 25^{\circ}C$ 



### 7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 8-4)

PARAMETER FROM (INPUT)		TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>en</sub> (1)	С	A or B	2.3	12	1.6	7.5	1.5	6.4	1.3	5.9	ns
t <sub>dis</sub> (2)	С	A or B	2.2	12.5	1.2	7.9	2	9.2	1.1	8.3	ns

<sup>(1)</sup>  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

# 7.7 Analog Switch Characteristics

 $T_A = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	120	
			f <sub>in</sub> = sine wave (see Figure 8-5)	3 V	175	
Frequency response	A or B	B or A		4.5 V	195	MHz
(switch on)	AOIB	BOIA		1.65 V	>300	IVITZ
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = \text{sine wave}$	2.3 V	>300	
			(see Figure 8-5)	3 V	>300	
				4.5 V	>300	
				1.65 V	-58	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-58	
Crosstalk <sup>(1)</sup> (between switches)	A or B	B or A	f <sub>in</sub> = 1 MHz (sine wave) (see Figure 8-6)	3 V	-58	dB
				4.5 V	-58	
				1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = 1 \text{ MHz (sine wave)}$	2.3 V	-42	
			(see Figure 8-6)	3 V	-42	
				4.5 V	-42	
				1.65 V	35	mV
Crosstalk	С	A or B	$C_L$ = 50 pF, $R_L$ = 600 $\Omega$ , $f_{in}$ = 1 MHz (square wave) (see Figure 8-7)	2.3 V	50	
(control input to signal output)		AOIB		3 V	70	
				4.5 V	100	
				1.65 V	-58	
			$C_L$ = 50 pF, $R_L$ = 600 $\Omega$ , $f_{in}$ = 1 MHz (sine wave)	2.3 V	-58	
			(see Figure 8-8)	3 V	-58	
Feedthrough attenuation	A or B	B or A		4.5 V	-58	dB
(switch off)	A or B	BUIA		1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = 1 \text{ MHz (sine wave)}$	2.3 V	-42	
			(see Figure 8-8)	3 V	-42	
				4.5 V	-42	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

<sup>(2)</sup>  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .



# 7.7 Analog Switch Characteristics (continued)

 $T_A = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
		B or A		1.65 V	0.1%	
	A or B		$C_L$ = 50 pF, $R_L$ = 10 k $\Omega$ , $f_{in}$ = 1 kHz (sine wave)	2.3 V	0.025%	
			(see Figure 8-9)	3 V	0.015%	
Sine-wave distortion				4.5 V	0.01%	
Sine-wave distortion				1.65 V	0.15%	
			$C_L$ = 50 pF, $R_L$ = 10 k $\Omega$ , $f_{in}$ = 10 kHz (sine wave)	2.3 V	0.025%	
			(see Figure 8-9)	3 V	0.015%	
				4.5 V	0.01%	

<sup>(1)</sup> Adjust f<sub>in</sub> voltage to obtain 0 dBm at input.

# 7.8 Operating Characteristics

T<sub>A</sub> = 25°C

PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	ONII
$C_{pd}$	Power-dissipation capacitance	f = 10 MHz	8	9	9.5	11	pF

# 7.9 Typical Characteristics




Figure 7-1. Typical  $r_{on}$  as a Function of Input Voltage (V<sub>I</sub>) for  $V_{I}$  = 0 to  $V_{CC}$ 



### **8 Parameter Measurement Information**




Figure 8-1. On-State Resistance Test Circuit




Figure 8-2. Off-State Switch Leakage-Current Test Circuit







Figure 8-3. On-State Leakage-Current Test Circuit






TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

.,	INPUTS		V			В	, , , , , , , , , , , , , , , , , , ,
V <sub>cc</sub>	V,	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	C <sub>∟</sub>	R <sub>⊾</sub>	V <sub>Δ</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	<b>500</b> Ω	0.3 V
5 V $\pm$ 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators have the following characteristics: PRR  $\leq$  10 MHz,  $Z_{o}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{PLZ}}$  and  $\dot{t}_{\text{PHZ}}$  are the same as  $t_{\text{dis}}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 8-4. Load Circuit and Voltage Waveforms






Figure 8-5. Frequency Response (Switch On)




Figure 8-6. Crosstalk (Between Switches)




Figure 8-7. Crosstalk (Control Input, Switch Output)




Figure 8-8. Feedthrough (Switch Off)






Figure 8-9. Sine-Wave Distortion



### 9 Detailed Description

### 9.1 Overview

This dual bilateral analog switch is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. Robust LVC family technology allows this device to accept input voltages without connecting power to  $V_{CC}$ .

The SN74LVC2G66-Q1 device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction. A high-level voltage applied to the control pin C enables the respective switch to begin propagating signals across the device. A low-level voltage disables this transmission. Each device incorporates two switches with independent control and operation.

### 9.2 Functional Block Diagram




Figure 9-1. Logic Diagram, Each Switch (Positive Logic)

#### 9.3 Feature Description

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section. When C is this Signals can pass through A to B or B to A. Low ON-resistance of 6  $\Omega$  at 4.5-V V<sub>CC</sub> is ideal for analog signal conditioning systems. The control signals can accept voltages up to 5.5 V without V<sub>CC</sub> connected in the system. Combination of lower t<sub>pd</sub> of 0.8 ns at 3.3 V and low enable and disable time make this part suitable for high-speed signal switching applications.

#### 9.4 Device Functional Modes

Table 9-1 shows the functional modes of the SN74LVC2G66-Q1.

Table 9-1. Function Table (Each Section)

CONTROL INPUT (C)	SWITCH
L	Off
Н	On

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



### 10 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 10.1 Application Information

The SN74LVC2G66-Q1 can be used in any situation where an Dual SPST switch would be used and a solid-state, voltage controlled version is preferred.

### 10.2 Typical Application




Figure 10-1. Typical Application Schematic

#### 10.2.1 Design Requirements


The SN74LVC2G66-Q1 allows on/off control of analog and digital signals with a digital control signal. All input signals should remain between 0 V and  $V_{CC}$  for optimal operation.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see Δt/Δv in the Recommended Operating Conditions table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions:
  - Load currents should not exceed ±50 mA.
- 3. Frequency Selection Criterion:
  - Maximum frequency tested is 150 MHz.
  - Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices
    as directed in the Layout section.

Copyright © 2021 Texas Instruments Incorporated

### 10.2.3 Application Curve



Pin: A-B,  $V_{CC}$  = 3 V,  $I_S$  = 24 mA

Figure 10-2. ron vs VI

### 11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the VCC pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



### 12 Layout

### 12.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection.

#### Note

Not all PCB traces can be straight, and so they will have to turn corners. Figure 12-1 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

### 12.2 Layout Example




Figure 12-1. Trace Example



### 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation, see the following:

· Texas Instruments, SN74LVC2G66-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LVC2G66QDCURQ1	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR
SN74LVC2G66QDCURQ1.A	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR
SN74LVC2G66QDCURQ1.B	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC2G66-Q1:

Catalog: SN74LVC2G66

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2025

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G66QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

www.ti.com 23-May-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G66QDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated