
- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.3 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Choose From Nine Specific Logic Functions



### description/ordering information

This configurable multiple-function gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC1G97 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to  $V_{CC}$  or GND.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going ( $V_{T+}$ ) and negative-going ( $V_{T-}$ ) signals.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SOT (SC-70) – DCK	Tape and reel	SN74LVC1G97IDCKREP	CSR

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
ln2	ln1	In0	Υ
L	L	L	L
L	L	Н	L
L	Н	L	Н
L	Н	Н	Н
Н	L	L	L
Н	L	Н	Н
Н	Н	L	L
Н	Н	Н	Н

# logic diagram (positive logic)




#### **FUNCTION SELECTION TABLE**

LOGIC FUNCTION	FIGURE NO.
2-to-1 data selector	1
2-input AND gate	2
2-input OR gate with one inverted input	3
2-input NAND gate with one inverted input	3
2-input AND gate with one inverted input	4
2-input NOR gate with one inverted input	4
2-input OR gate	5
Inverter	6
Noninverted buffer	7

VCC


## logic configurations



**VCC** 5 亍 2 3 4 **GND** 

Figure 1. 2-to-1 Data Selector


Figure 2. 2-Input AND Gate



2 5 4 GND

Figure 3. 2-Input OR Gate With One Inverted Input
2-Input NAND Gate With One Inverted Input

Figure 4. 2-Input AND Gate With One **Inverted Input** 2-Input NOR Gate With One Inverted Input






Figure 5. 2-Input OR Gate

Figure 6. Inverter




Figure 7. Noninverted Buffer



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ I } < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	259°C/W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
.,	0 1 1	Operating	1.65	5.5	.,
VCC	Supply voltage	Data retention only	1.5		V
VI	Input voltage	·	0	5.5	V
Vo	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
lOH	High-level output current	У ОУ	-16		mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
loL	Low-level output current	V 0V		16	mA
		VCC = 3 V		24	
		V <sub>CC</sub> = 4.5 V		32	
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	VCC	MIN TYPT MAX		UNIT
			1.65 V	0.79	1.16	
V <sub>T+</sub>			2.3 V	1.11	1.56	
Positive-going input threshold			3 V	1.5	1.87	V
voltage			4.5 V	2.16	2.74	
			5.5 V	2.61	3.33	
			1.65 V	0.35	0.62	
V <sub>T</sub> _			2.3 V	0.58	0.87	
Negative-going input threshold			3 V	0.84	1.19	V
voltage			4.5 V	1.41	1.9	
			5.5 V	1.87	2.29	
			1.65 V	0.3	0.62	
ΔVT			2.3 V	0.4	0.8	
Hysteresis			3 V	0.53	0.87	V
$(V_{T+} - V_{T-})$			4.5 V	0.71	1.04	
			5.5 V	0.71	1.11	
	I <sub>OH</sub> = -100 μA		1.65 V to 5.5 V	V <sub>CC</sub> – 0.1		
	I <sub>OH</sub> = -4 mA		1.65 V	1.2		
V	I <sub>OH</sub> = -8 mA		2.3 V	1.9		V
VOH	I <sub>OH</sub> = −16 mA		3 V	2.4		v
	I <sub>OH</sub> = -24 mA			2.3		
	I <sub>OH</sub> = -32 mA		4.5 V	3.8		
	I <sub>OL</sub> = 100 μA		1.65 V to 5.5 V		0.1	
	I <sub>OL</sub> = 4 mA		1.65 V		0.45	
	I <sub>OL</sub> = 8 mA		2.3 V		0.3	
VOL	I <sub>OL</sub> = 16 mA		0.1/		0.4	V
	I <sub>OL</sub> = 24 mA		3 V		0.55	
	I <sub>OL</sub> = 32 mA	4.5 V		0.55		
II	V <sub>I</sub> = 5.5 V or GND		0 to 5.5 V		±5	μΑ
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 5.5 V		0		±10	μΑ
Icc	V <sub>I</sub> = 5.5 V or GND,	I <sub>O</sub> = 0	1.65 V to 5.5 V		10	μΑ
ΔlCC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V		500	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3.5	pF

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# SN74LVC1G97-EP CONFIGURABLE MULTIPLE-FUNCTION GATE

SCES461B – JUNE 2003 – REVISED FEBRUARY 2005


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 8)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	Any In	Y	3.2	14.4	2	8.3	1.5	6.3	1.1	5.1	ns

# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	$V_{CC} = 3.3 \text{ V}$	$V_{CC} = 5 V$	LINUT
	FARAINETER	CONDITIONS	TYP	TYP	TYP	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	22	23	23	26	pF


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

 A D	CIR	$\sim$ 11	-
 $\Delta IJ$	(.IK		

.,	INF	PUTS	.,	.,			.,
VCC	VI	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	CL	$R_L$	$v_{\!\scriptscriptstyle\Delta}$
1.8 V $\pm$ 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	500 $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
5 V $\pm$ 0.5 V	VCC	≤2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	50 pF	500 $\Omega$	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 8. Load Circuit and Voltage Waveforms



www.ti.com 20-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LVC1G97IDCKREP	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CSR
V62/03642-01XE	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CSR

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G97-EP:

Catalog: SN74LVC1G97

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2025

• Automotive : SN74LVC1G97-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G97IDCKREP	SC70	DCK	6	3000	180.0	8.4	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 24-Apr-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVC1G97IDCKREP	SC70	DCK	6	3000	202.0	201.0	28.0	



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

  4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated