



Sample &

Buv







Reference Design



SN74LVC1G19

SCES464G -JUNE 2003-REVISED AUGUST 2015

SN74LVC1G19 1-of-2 Decoder and Demultiplexer

1 Features

- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to V_{CC}
- Maximum t_{pd} of 4 ns at 3.3 V
- Low Power Consumption, 10-µA Maximum I_{CC}
- ±24-mA Output Drive at 3.3 V
- V_{OLP} (Output Ground Bounce) <0.8 V Typical at V_{CC} = 3.3 V, T_A = 25°C
- V_{OHV} (Output V_{OH} Undershoot) >2 V Typical at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- **AV Receivers**
- Audio Docks: Portable
- Blu-ray[®] Players and Home Theater
- MP3 Players/Recorders
- Personal Digital Assistants (PDAs)
- Power: Telecom/Server AC/DC Supply: Single Controller: Analog and Digital
- Solid State Drives (SSDs): Client and Enterprise
- TVs: LCD/Digital and High-Definition (HDTVs)
- **Tablets: Enterprise** •
- Video Analytics: Server
- Wireless Headsets, Keyboards, and Mice

3 Description

This decoder/demultiplexer is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G19 device is a 1-of-2 decoder / demultiplexer. When \overline{E} input is high, the decoder will be disabled and both outputs will be high. When \overline{E} input is low, the A input selects which output will be low.


This device is fully specified for partial-power-down applications using Ioff.

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | | | | | |
|----------------|------------|-------------------|--|--|--|--|--|--|--|--|
| SN74LVC1G19DBV | SOT-23 (6) | 2.9 mm × 1.6 mm | | | | | | | | |
| SN74LVC1G19DCK | SC70 (6) | 2.0 mm × 1.25 mm | | | | | | | | |
| SN74LVC1G19DRL | SOT (6) | 1.6 mm × 1.2 mm | | | | | | | | |
| SN74LVC1G19DRY | SON (6) | 1.45 mm × 1.0 mm | | | | | | | | |
| SN74LVC1G19YZP | DSBGA (6) | 1.41 mm × 0.91 mm | | | | | | | | |

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





2

Table of Contents

| 1 | Feat | tures 1 |
|---|------|--|
| 2 | Арр | lications1 |
| 3 | Des | cription1 |
| 4 | Rev | ision History 2 |
| 5 | Pin | Configuration and Functions 3 |
| 6 | Spe | cifications 4 |
| | 6.1 | Absolute Maximum Ratings 4 |
| | 6.2 | ESD Ratings 4 |
| | 6.3 | Recommended Operating Conditions5 |
| | 6.4 | Thermal Information 5 |
| | 6.5 | Electrical Characteristics 6 |
| | 6.6 | Switching Characteristics, $C_L = 15 \text{ pF}$ |
| | 6.7 | Switching Characteristics, $C_L = 30 \text{ pF} \text{ or } 50 \text{ pF}$ 6 |
| | 6.8 | Operating Characteristics 6 |
| | 6.9 | Typical Characteristics 7 |
| 7 | Para | ameter Measurement Information |
| 8 | Deta | ailed Description 10 |

| | 8.1 | Overview 1 | 10 |
|----|------|-----------------------------------|----|
| | 8.2 | Functional Block Diagram 1 | 10 |
| | 8.3 | Feature Description 1 | 10 |
| | 8.4 | Device Functional Modes 1 | 10 |
| 9 | App | lication and Implementation 1 | 1 |
| | 9.1 | Application Information 1 | 11 |
| | 9.2 | Typical Application 1 | 11 |
| 10 | Pow | ver Supply Recommendations 1 | 2 |
| 11 | Lay | out1 | 2 |
| | 11.1 | Layout Guidelines1 | 12 |
| | | Layout Example 1 | |
| 12 | Dev | ice and Documentation Support 1 | 3 |
| | 12.1 | Community Resources | 13 |
| | 12.2 | Trademarks 1 | 13 |
| | 12.3 | Electrostatic Discharge Caution 1 | 13 |
| | 12.4 | Glossary1 | 13 |
| 13 | Mec | hanical, Packaging, and Orderable | |
| | | rmation 1 | 13 |
| | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (July 2012) to Revision G

| • | Added Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section | 1 |
|---|--|-----|
| • | Deleted Ordering Information table. | |
| • | Updated I _{off} in <i>Features</i> . | . 1 |


Page

TEXAS INSTRUMENTS

www.ti.com



5 Pin Configuration and Functions



E 0340 Y₁ GND 0250 V_{CC} Α 0160 Y₀

Pin Functions⁽¹⁾

| PIN | | I/O | DESCRIPTION |
|-----------------|-----|-----|--|
| NAME | NO. | | DESCRIPTION |
| A | 1 | I | Adress input, selects which output goes low. |
| GND | 2 | — | Ground |
| Ē | 3 | I | Enable input, active low |
| Y ₁ | 4 | 0 | Output 1, low when selected by A high and \overline{E} low |
| V _{CC} | 5 | — | Power pin |
| Y ₀ | 6 | 0 | Output 0, low when selected by A low and \overline{E} low |

(1) See mechanical drawings for dimensions

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--|--------------------|------|-----------------------|------|
| V _{CC} | Supply voltage | | -0.5 | 6.5 | V |
| VI | Input voltage ⁽²⁾ | | | 6.5 | V |
| Vo | Voltage applied to any output in the high-impedan | -0.5 | 6.5 | V | |
| Vo | Voltage applied to any output in the high or low state ⁽²⁾⁽³⁾ | | | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| lo | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|------------------|----------------------------|---|-------|------|
| | | Human Body Model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | |
| V _{ESD} | Electrostatic discharge | Charged-Device Model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$ | ±1000 | V |
| | | Machine model | ±200 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT | |
|-----------------------------------|---|--|------------------------|----------------------|------|--|
| V | Quantu valtara | Operating | 1.65 | 5.5 | V | |
| VCC | Supply voltage | Data retention only | 1.5 | | V | |
| V _{IH} High-le | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | | |
| V | | V _{CC} = 2.3 V to 2.7 V | 1.7 | | V | |
| VIН | High-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | 2 | | v | |
| | | $V_{CC} = 4.5 V \text{ to } 5.5 V$ | 0.7 × V _{CC} | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | |
| V | | V _{CC} = 2.3 V to 2.7 V | | 0.7 | V | |
| ۷IL | Low-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 0.8 | v | |
| | Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input transition rise or fall rate Operating free-air temperature | V_{CC} = 4.5 V to 5.5 V | | $0.3 \times V_{CC}$ | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | V | |
| | | V _{CC} = 1.65 V | | -4 | | |
| | | V _{CC} = 2.3 V | | -8 | | |
| I _{OH} | High-level output current | V _{CC} = 3 V | | -16 | mA | |
| V _o I _{OH} | | $v_{\rm CC} = 3 v$ | | -24 | | |
| | $'_{IH}$ High-level input voltage $'_{IL}$ Low-level input voltage $'_{IL}$ Input voltage $'_O$ Output voltage O_H High-level output current O_L Low-level output current $t/\Delta v$ Input transition rise or fall rate | $V_{CC} = 4.5 V$ | | -32 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | | $V_{CC} = 2.3 V$ | | 8 | | |
| I _{OL} | Low-level output current | N 2 N | | 16 | mA | |
| | | $V_{CC} = 3 V$ | | 24 | | |
| | | $V_{CC} = 4.5 V$ | | | | |
| | | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ | | 20 | | |
| Δt/Δv | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 10 | | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 5 | | |
| T _A | Operating free-air temperature | | -40 | 85 | °C | |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

6.4 Thermal Information

| | | SN74LVC1G19 | | | | | | |
|-------------------------------|--|------------------|------------|-----------|-----------|----------------|------|--|
| THERMAL METRIC ⁽¹⁾ | | DBV (SOT- 23) | DCK (SC70) | DRL (SOT) | DRY (SON) | YZP (DSBGA) | UNIT | |
| | | 6 PINS | 6 PINS | 6 PINS | 6 PINS | 6 PINS | | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 165 | 259 | 142 | 234 | 123 | °C/W | |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

SN74LVC1G19

SCES464G -JUNE 2003-REVISED AUGUST 2015

www.ti.com

RUMENTS

XAS

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|------------------|--|-----------------|-----------------------|--------------------|------|------|
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} - 0.1 | | | |
| V _{OH} | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | | | |
| | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 1.9 | | | V |
| | $I_{OH} = -16 \text{ mA}$ | 2.14 | 2.4 | | | V |
| | $I_{OH} = -24 \text{ mA}$ | 3 V | 2.3 | | | |
| | $I_{OH} = -32 \text{ mA}$ | 4.5 V | 3.8 | | | |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | | | 0.1 | |
| | I _{OL} = 4 mA | 1.65 V | 0.45 | | | V |
| M | I _{OL} = 8 mA | 2.3 V | 0.3 | | | |
| V _{OL} | I _{OL} = 16 mA | 2.14 | | | 0.4 | V |
| | I _{OL} = 24 mA | 3 V | | | 0.55 | |
| Vol | I _{OL} = 32 mA | 4.5 V | | | 0.55 | |
| I _I | $V_1 = 5.5 \text{ V or GND}$ | 0 to 5.5 V | | | ±1 | μA |
| I _{off} | $V_1 \text{ or } V_0 = 5.5 \text{ V}$ | 0 | | | ±10 | μA |
| I _{CC} | $V_{I} = 5.5 \text{ V or GND}, \qquad I_{O} = 0$ | 1.65 V to 5.5 V | | | 10 | μA |
| ΔI _{CC} | One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND | 3 V to 5.5 V | | | 500 | μA |
| Cl | $V_{I} = V_{CC} \text{ or } GND$ | 3.3 V | | 3.5 | | pF |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = ± 0.3 | | V _{CC} = ± 0.5 | | UNIT |
|-----------------|-----------------|----------|----------------------------|------|----------------------------|-----|----------------------------|-----|----------------------------|-----|------|
| | | (OUTPUT) | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A or E | Y | 2.5 | 16.1 | 1.5 | 5.9 | 1 | 4 | 0.5 | 2.8 | ns |

6.7 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF

over recommended operating free-air temperature range, C_L = 30 pF or 50 pF (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = ± 0.3 | | V _{CC} = ± 0.5 | | UNIT |
|-----------------|-----------------|----------------|----------------------------|------|----------------------------|-----|----------------------------|-----|----------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| t _{pd} | A or E | Y | 3.2 | 16.1 | 1.5 | 6.5 | 1.1 | 5.2 | 0.5 | 3.9 | ns |

6.8 **Operating Characteristics**


 $T_A = 25^{\circ}C$

| | DADAMETED | PARAMETER TEST | | $V_{CC} = 2.5 V$ | V _{CC} = 2.5 V V _{CC} = 3.3 V | | UNIT |
|-----------------|-------------------------------|----------------|------|------------------|---|-----|------|
| PARAMETER | | CONDITIONS | TYP | TYP | TYP | TYP | UNIT |
| C _{pd} | Power dissipation capacitance | f = 10 MHz | 15.5 | 16 | 16 | 18 | pF |


Copyright © 2003–2015, Texas Instruments Incorporated



6.9 Typical Characteristics





7 Parameter Measurement Information




| TEST | S1 |
|-------------------|-------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | VLOAD |
| t_{PHZ}/t_{PZH} | GND |


| | INPUTS | | | | | 1 | |
|-------------------|-----------------|---------|--------------------|---------------------|-------|--------------|--------|
| V _{cc} | V, | t,/t, | V _M | VLOAD | CL | R | V |
| 1.8 V ± 0.15 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 Μ Ω | 0.15 V |
| $2.5 V \pm 0.2 V$ | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 Μ Ω | 0.15 V |
| $3.3 V \pm 0.3 V$ | 3 V | ≤2.5 ns | 1.5 V | 6 V | 15 pF | 1 Μ Ω | 0.3 V |
| $5 V \pm 0.5 V$ | V _{cc} | ≤2.5 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 Μ Ω | 0.3 V |





INVERTING AND NONINVERTING OUTPUTS





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms



SCES464G – JUNE 2003–REVISED AUGUST 2015

www.ti.com

Parameter Measurement Information (continued)



8. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and \dot{t}_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

www.ti.com

8 Detailed Description

8.1 Overview


This decoder/demultiplexer is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G19 device is a 1-of-2 decoder/demultiplexer. This device decodes the 1-bit address on input A and places a logic low on the matching address output, Y_0 or Y_1 , when the enable (\overline{E}) input signal is low.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

8.2 Functional Block Diagram



8.3 Feature Description

SN74LVC1G19 is available in NanoFree package. NanoFree is a major breakthrough in IC packaging concepts, it is a bare die package developed for applications that require the smallest possible package. The device supports 5-V V_{CC} Operation. All Inputs accept voltages up to 5.5 V. \pm 24-mA output drive at 3.3 V. The maximum time propagation delay (t_{pd}) is 5.4 ns at 3.3 V. Low Power Consumption, 10- μ A Max I_{CC}. Typical output ground bounce (V_{OLP}) and Output V_{OH} Undershoot (V_{OHV}). This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The SN74LVC1G19 device has isolation during power off. I_{off} supports live insertion, partial-power-down mode and back drive protection.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC1G19.

| INI | PUTS | OUTP | UTS |
|-----|------|----------------|----------------|
| Ē | Α | Y ₀ | Y ₁ |
| L | L | L | Н |
| L | Н | Н | L |
| Н | Х | Н | Н |

Table 1. Function Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G19 device is a 1-of-2 decoder/demultiplexer. This device decodes the 1 bit address on input A and places a logic low on the matching address output, Y_0 or Y_1 , when the enable (\overline{E}) input signal is low. It can produce 24 mA of drive current at 3.3 V making it ideal for driving multiple outputs.

9.2 Typical Application




Figure 5. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see ($\Delta t / \Delta V$) in *Recommended Operating Conditions* table.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions:
 - Load currents must not exceed 50 mA per output and 100 mA total for the part.
 - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

Typical Application (continued)

9.2.3 Application Curve




Figure 6. I_{CC} vs Frequency

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Absolute Maximum Ratings* table.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01- μ F or 0.022- μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient.

11.2 Layout Example



Figure 7. Layout Diagram



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. Blu-ray is a registered trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking |
|-----------------------|---------------|---------------|-------------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (6) |
| SN74LVC1G19DBVR | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | NIPDAU SN NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (C195, C19R) |
| SN74LVC1G19DBVR.B | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | (C195, C19R) |
| SN74LVC1G19DBVRE4 | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | (C195, C19R) |
| SN74LVC1G19DBVT | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | NIPDAU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (C195, C19R) |
| SN74LVC1G19DBVT.B | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (C195, C19R) |
| SN74LVC1G19DCKR | Active | Production | SC70 (DCK) 6 | 3000 LARGE T&R | Yes | NIPDAU SN NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (CY5, CYF, CYK, CY R) |
| SN74LVC1G19DCKR.B | Active | Production | SC70 (DCK) 6 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | (CY5, CYF, CYK, CY R) |
| SN74LVC1G19DCKRE4 | Active | Production | SC70 (DCK) 6 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY5 |
| SN74LVC1G19DCKRG4 | Active | Production | SC70 (DCK) 6 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY5 |
| SN74LVC1G19DCKRG4.B | Active | Production | SC70 (DCK) 6 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY5 |
| SN74LVC1G19DRLR | Active | Production | SOT-5X3 (DRL) 6 | 4000 LARGE T&R | Yes | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | (1JZ, CY7, CYR) |
| SN74LVC1G19DRLR.B | Active | Production | SOT-5X3 (DRL) 6 | 4000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (1JZ, CY7, CYR) |
| SN74LVC1G19DRLRG4 | Active | Production | SOT-5X3 (DRL) 6 | 4000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (1JZ, CY7, CYR) |
| SN74LVC1G19DRYR | Active | Production | SON (DRY) 6 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY |
| SN74LVC1G19DRYR.B | Active | Production | SON (DRY) 6 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY |
| SN74LVC1G19DRYRG4 | Active | Production | SON (DRY) 6 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY |
| SN74LVC1G19DRYRG4.B | Active | Production | SON (DRY) 6 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CY |
| SN74LVC1G19YZPR | Active | Production | DSBGA (YZP) 6 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (CY7, CYN) |
| SN74LVC1G19YZPR.B | Active | Production | DSBGA (YZP) 6 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (CY7, CYN) |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

17-Jun-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74LVC1G19DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74LVC1G19DBVT | SOT-23 | DBV | 6 | 250 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G19DBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G19DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 8.4 | 2.3 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G19DCKRG4 | SC70 | DCK | 6 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G19DRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 8.4 | 2.0 | 1.8 | 0.75 | 4.0 | 8.0 | Q3 |
| SN74LVC1G19DRYR | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.15 | 1.6 | 0.75 | 4.0 | 8.0 | Q1 |
| SN74LVC1G19DRYRG4 | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.15 | 1.6 | 0.75 | 4.0 | 8.0 | Q1 |
| SN74LVC1G19YZPR | DSBGA | YZP | 6 | 3000 | 178.0 | 9.2 | 1.02 | 1.52 | 0.63 | 4.0 | 8.0 | Q1 |



PACKAGE MATERIALS INFORMATION

18-Jun-2025



| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G19DBVR | SOT-23 | DBV | 6 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G19DBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G19DBVT | SOT-23 | DBV | 6 | 250 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G19DCKR | SC70 | DCK | 6 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G19DCKRG4 | SC70 | DCK | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G19DRLR | SOT-5X3 | DRL | 6 | 4000 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G19DRYR | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G19DRYRG4 | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G19YZPR | DSBGA | YZP | 6 | 3000 | 220.0 | 220.0 | 35.0 |


DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD




DRL0006A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.




DRL0006A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



YZP0006

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



YZP0006

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




DCK0006A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing An integration of a contraction of the minimeters. Any dimensions in parentnesis are for reference only. Dimensioning and to per ASME Y14.5M.
 This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 Falls within JEDEC MO-203 variation AB.



DCK0006A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0006A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRY0006A

EXAMPLE BOARD LAYOUT

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



DRY0006A

EXAMPLE STENCIL DESIGN

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated