



Order







EXAS Instruments

#### SN74LVC1G08-Q1

SCES556G-MARCH 2004-REVISED JUNE 2019

# SN74LVC1G08-Q1 Single 2-input positive-AND gate

#### Features 1

- AEC-Q100 Qualified for Automotive Applications: Device Temperature Grade 1: –40°C to +125°C, T<sub>A</sub>
- Supports 5-V V<sub>CC</sub> Operation
- Over-voltage Tolerant Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V<sub>CC</sub>
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V .
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Fully qualified for automotive applications
- Combine power good signals for multiple power rails
- Prevent a signal from being passed until a condition is true
- Combine active-low error signals

## 3 Description

This single 2-input positive-AND gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC1G08-Q1 device performs the Boolean function or  $Y = A \cdot B$  or  $Y = \overline{A + B}$  in positive logic.

This device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CMOS device has high output drive while maintaining low static power dissipation over a broad V<sub>CC</sub> operating range.

The SN74LVC1G08 is available in a variety of packages, including the small DRY package with a body size of 1.45 mm × 1.00 mm.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE		
	SOT-23 (5)	2.90mm × 1.60mm		
SN74LVC1G08Q	SC70 (5)	2.00mm × 1.25mm		
	SON (6)	1.45mm × 1.00mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.





TEXAS INSTRUMENTS

www.ti.com

Page

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	Switching Characteristics, $T_A = -40^{\circ}C$ to $125^{\circ}C$ 6
	6.7	Switching Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$ 6
	6.8	Operating Characteristics 6
	6.9	Typical Characteristics 7
7	Para	ameter Measurement Information
8	Deta	ailed Description 10

	8.1	Overview	10
	8.2	Functional Block Diagram	10
	8.3	Feature Description	10
	8.4	Device Functional Modes	10
9	Арр	lication and Implementation	11
	9.1	Application Information	11
	9.2	Typical Application	11
10	Pow	ver Supply Recommendations	12
11	Lay	out	12
	11.1	Layout Guidelines	12
	11.2	Layout Example	12
12	Dev	ice and Documentation Support	13
	12.1	Trademarks	13
	12.2	Electrostatic Discharge Caution	13
	12.3	Glossary	13
13		hanical, Packaging, and Orderable mation	13

## **4** Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Revision F (April 2008) to Revision G

	Changed data sheet to new TI format	
	Added DRY package to Device Information table.	
•	Added Thermal Information table.	5
•	Added Typical Characteristics.	7
•	Added Detailed Description section.	10
•	Added Application and Implementation section.	11
•	Added Power Supply Recommendations section.	12
•	Added Layout section.	12



# 5 Pin Configuration and Functions





DRY package 6-pin SON (Top View)								
А	1	6	$V_{cc}$					
В	2	5	NC					
GND	3	4	Y					

NC - No internal connection

See mechanical drawings for dimensions.

## Pin Functions

	PIN							
NAME	NO. DBV, DCK	DBV, DBV		DESCRIPTION				
А	1	1	Input	Input A				
В	2	2	Input	Input B				
GND	3	3	—	Ground				
Y	4	4	Output	Output Y				
V <sub>CC</sub>	5	6	—	Positive Supply				
NC		5	_	No internal connection				

## 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high	age range applied to any output in the high or low state <sup>(2)(3)</sup>		V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

## 6.2 ESD Ratings

			VALUE	UNIT	
M	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level	±2000	V	l
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level	±1000	v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



## 6.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
V	Lligh lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	2		v
		$V_{CC}$ = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
VIL	Low-level input voltage	$V_{CC} = 3 V$ to 3.6 V		0.8	v
		$V_{CC}$ = 4.5 V to 5.5 V		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
	High-level output current	V <sub>CC</sub> = 2.3 V		-8	
I <sub>OH</sub>		<u> </u>		-16	mA
		$V_{CC} = 3 V$		-24	
V <sub>I</sub> Inpu V <sub>O</sub> Outp I <sub>OH</sub> High		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level output current	<u> </u>		16	mA
		$V_{CC} = 3 V$		24	
		V <sub>CC</sub> = 4.5 V		32	
		V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$			
-		Q-suffix devices	-40	125	°C
Τ <sub>Α</sub>	Operating free-air temperature	I-suffix devices	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 6.4 Thermal Information

		SN74LVC1G08-Q1					
THERMAL METRIC <sup>(1)</sup>		DBV	DCK	DRY	UNIT		
		5 PINS	5 PINS	6 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	209.4	244.2	264.4	°C/W		
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	132.5	156.1	166.6	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	118.1	130.8	142.2	°C/W		
ΨJT	Junction-to-top characterization parameter	48.8	47.2	26.1	°C/W		
ΨЈВ	Junction-to-board characterization parameter	117.4	130.0	141.6	°C/W		
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	-	-	-	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

#### SN74LVC1G08-Q1

SCES556G-MARCH 2004-REVISED JUNE 2019

www.ti.com

RUMENTS

XAS

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	-40°0	C to 85°C		-40°C to 125°C RECOMMENDED			UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	RECOMMENDED	MAX	
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.15			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2			
M	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			V
V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	3 V	2.4			2.4			v
	I <sub>OH</sub> = -24 mA	3 V	2.3			2.3			
	I <sub>OH</sub> = -32 mA	4.5 V	3.8			3.8			
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1			0.1	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45			0.45	
M	I <sub>OL</sub> = 8 mA	2.3 V			0.3			0.3	V
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	3 V			0.4			0.4	v
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.55	
	I <sub>OL</sub> = 32 mA	4.5 V			0.55			0.55	
I <sub>I</sub> A or B inputs	$V_1 = 5.5 V \text{ or GND}$	0 to 5.5 V			±5			±5	μA
I <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0			±10			±10	μA
I <sub>CC</sub>	$V_{I} = 5.5 \text{ V or GND}, \qquad I_{O} = 0$	1.65 V to 5.5 V			10			10	μA
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>C C</sub> or GND	3 V to 5.5 V			500			500	μΑ
C <sub>i</sub>	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		4			4		pF

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_{A}$  = 25°C.

## 6.6 Switching Characteristics, $T_A = -40^{\circ}C$ to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

					-	–40°C to	o 125°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	1	10	1	7.5	1	6.5	1	6	ns

## 6.7 Switching Characteristics, $T_A = -40^{\circ}C$ to 85°C

over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 4)

						–40°C t	o 85°C					
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 V ± 0.15 V ± 0.2 V		V <sub>CC</sub> = 2.5 V ± 0.2 V V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 5 V ± 0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>	A or B	Y	2.4	8	1.1	5.5	1	4.5	1	4	ns	

## 6.8 Operating Characteristics


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	$V_{CC} = 3.3 V$	$V_{CC} = 5 V$	UNIT	
	FARAMETER	CONDITIONS	TYP	TYP	ТҮР	TYP	UNIT	
С	Power dissipation capacitance	f = 10 MHz	21	24	26	31	pF	


Copyright © 2004–2019, Texas Instruments Incorporated



# 6.9 Typical Characteristics





#### Parameter Measurement Information 7




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	$V_{load}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


	INPUTS					_	
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	VLOAD	C	R	
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$2.5 V \pm 0.2 V$	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$3.3 V \pm 0.3 V$	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	0.3 V
$5 V \pm 0.5 V$	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.3 V





INVERTING AND NONINVERTING OUTPUTS





NOTES: A. C, includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>o</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $\dot{t}_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}$
- F.  $t_{\mbox{\tiny PZL}}$  and  $t_{\mbox{\tiny PZH}}$  are the same as  $t_{\mbox{\tiny en}}.$
- G.  $t_{Pl\,H}$  and  $t_{PHl}$  are the same as  $t_{rd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms


Submit Documentation Feedback

8



#### SN74LVC1G08-Q1 SCES556G - MARCH 2004 - REVISED JUNE 2019

#### www.ti.com



Parameter Measurement Information (continued)

NOTES: A.  $C_{L}$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>o</sub> = 50  $\Omega$ .

- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{_{PZL}}$  and  $t_{_{PZH}}$  are the same as  $t_{_{en}}$ .
- G.  $t_{\mbox{\tiny PLH}}$  and  $t_{\mbox{\tiny PHL}}$  are the same as  $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuit and Voltage Waveforms




## 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G08Q device contains one 2-input positive AND gate device and performs the Boolean function  $Y = A \cdot B \text{ or } Y = \overline{A + \overline{B}}$  This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

- Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
- Allows down voltage translation.
- Inputs accept voltages to 5.5 V.
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V.

#### 8.4 Device Functional Modes

#### Table 1. Function Table

INP	JTS	OUTPUT
Α	В	Y
Н	Н	Н
L	Х	L
Х	L	L

Copyright © 2004–2019, Texas Instruments Incorporated



## 9 Application and Implementation

### 9.1 Application Information

The SN74LVC1G08Q is a high-drive CMOS device that can be used for implementing AND logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to  $V_{CC}$ .

### 9.2 Typical Application




Figure 6. Typical Application Example

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs. See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>1</sub> max) in the *Recommended Operating Conditions* table at any valid V<sub>CC</sub>.


#### 2. Recommend Output Conditions

- Load currents should not exceed (I<sub>o</sub> max) per output and should not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings* table.
- Outputs should not be pulled above V<sub>CC</sub>.



## **Typical Application (continued)**

#### 9.2.3 Application Curves



## **10** Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended and if there are multiple Vcc pins then 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or is more convenient.

#### 11.2 Layout Example




Figure 8. Layout Example



## **12 Device and Documentation Support**

## 12.1 Trademarks

All trademarks are the property of their respective owners.

### **12.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(-)	(-)			(-)	(4)	(5)		(-)
74LVC1G08QDBVRQ1G4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(33H5, C08O)
74LVC1G08QDBVRQ1G4.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(33H5, C08O)
74LVC1G08QDCKRQ1G4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEO
74LVC1G08QDCKRQ1G4.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEO
SN74LVC1G08IDCKRQ1	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEO
SN74LVC1G08IDCKRQ1.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEO
SN74LVC1G08IDCKRQ1.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEO
SN74LVC1G08QDBVRQ1	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(33H5, C08O)
SN74LVC1G08QDBVRQ1.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(33H5, C08O)
SN74LVC1G08QDBVRQ1.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(33H5, C08O)
SN74LVC1G08QDCKRQ1	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(CEJ, CEO)
SN74LVC1G08QDCKRQ1.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(CEJ, CEO)
SN74LVC1G08QDCKRQ1.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(CEJ, CEO)
SN74LVC1G08QDRYRQ1	Active	Production	SON (DRY)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EM
SN74LVC1G08QDRYRQ1.B	Active	Production	SON (DRY)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EM

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



30-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G08-Q1 :

• Catalog : SN74LVC1G08

Enhanced Product : SN74LVC1G08-EP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC1G08QDBVRQ1G4	SOT-23	DBV	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
74LVC1G08QDCKRQ1G4	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08IDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08QDRYRQ1	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1



# PACKAGE MATERIALS INFORMATION

18-Jun-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
74LVC1G08QDBVRQ1G4	SOT-23	DBV	5	3000	180.0	180.0	18.0			
74LVC1G08QDCKRQ1G4	SC70	DCK	5	3000	200.0	183.0	25.0			
SN74LVC1G08IDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0			
SN74LVC1G08QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0			
SN74LVC1G08QDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0			
SN74LVC1G08QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0			
SN74LVC1G08QDRYRQ1	SON	DRY	6	5000	189.0	185.0	36.0			

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **GENERIC PACKAGE VIEW**

# USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G


# **DRY0006B**



# **PACKAGE OUTLINE**

# USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# **DRY0006B**

# **EXAMPLE BOARD LAYOUT**

# USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).




# **DRY0006B**

# **EXAMPLE STENCIL DESIGN**

# USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DCK0005A**



# **PACKAGE OUTLINE**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DCK0005A

# **EXAMPLE STENCIL DESIGN**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated