







SN74LV8T595-Q1 SCAS995 - MARCH 2024

SN74LV8T595-Q1 Automotive 8-Bit Shift Register with Tri-State **Outputs and Logic-Level Shifter**

1 Features

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Available in wettable flank QFN package
- Latching logic with known power-up state provides consistent start-up behavior
- Wide operating range of 1.65V to 5.5V
- 5.5V tolerant input pins
- Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
 - Up translation:
 - 1.2V to 1.8V
 - 1.5V to 2.5V
 - 1.8V to 3.3V
 - 3.3V to 5.0V
 - Down translation:
 - 5.0V, 3.3V, 2.5V to 1.8V
 - 5.0V, 3.3V to 2.5V
 - 5.0V to 3.3V
- Up to 150Mbps with 5V or 3.3V V_{CC}
- Supports standard function pinout
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- Digital signage
- Controlling an indicator LED
- Increase the number of outputs on a microcontroller

3 Description

The SN74LV8T595-Q1 device contains an 8-bit. serial-in, parallel-out shift register that feeds an 8bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH') for cascading. When the output-enable (\overline{OE}) input is high, the storage register outputs are in a high-impedance state. Internal register data and serial output (Q_H) are not impacted by the operation of the \overline{OE} input.


The input is designed with a reduced threshold circuit to support up translation when the supply voltage is larger than the input voltage. Additionally, the 5V tolerant input pins enable down translation when the input voltage is larger than the supply voltage. The output level is always referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE (NOM)
SN74LV8T595-Q1	PW (TSSOP, 16)	5mm × 6.4mm	5 mm × 4.4mm
3N/4LV61393-Q1	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.





Simplified Logic Diagram (Positive Logic)



Table of Contents

1 Features	7.3 Feature Description14
2 Applications1	
3 Description1	
4 Pin Configuration and Functions4	8.1 Application Information
5 Specifications5	8.2 Typical Application20
5.1 Absolute Maximum Ratings5	8.3 Power Supply Recommendations23
5.2 ESD Ratings5	8.4 Layout23
5.3 Recommended Operating Conditions5	9 Device and Documentation Support24
5.4 Thermal Information6	9.1 Documentation Support24
5.5 Electrical Characteristics6	9.2 Receiving Notification of Documentation Updates24
5.6 Timing Characteristics7	9.3 Support Resources24
5.7 Switching Characteristics7	9.4 Trademarks24
5.8 Noise Characteristics9	9.5 Electrostatic Discharge Caution24
5.9 Typical Characteristics10	9.6 Glossary24
6 Parameter Measurement Information12	
7 Detailed Description14	
7.1 Overview14	Information24
7.2 Functional Block Diagram14	



4 Pin Configuration and Functions




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)




Figure 4-2. BQB Package, 16-Pin WQFN (Transparent Top View)

Table 4-1. Pin Functions

Р	IN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE\''	DESCRIPTION
Q _B	1	0	Q _B output
Q _C	2	0	Q _C output
Q _D	3	0	Q _D output
Q _E	4	0	Q _E output
Q _F	5	0	Q _F output
Q_{G}	6	0	Q _G output
Q _H	7	0	Q _H output
GND	8	G	Ground
Q _H '	9	0	Serial output, can be used for cascading
SRCLR	10	I	Shift register clear, active low
SRCLK	11	I	Shift register clock, rising edge triggered
RCLK	12	I	Output register clock, rising edge triggered
ŌĒ	13	I	Output Enable, active low
SER	14	I	Serial input
Q _A	15	0	Q _A output
V _{CC}	16	Р	Positive supply
Thermal Pad ⁽²⁾)	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.

- (1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power
- (2) WBQB package only

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any outp	out in the high-impedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5V		-20	mA
I _{OK}	Output clamp current	V_{O} < -0.5V or V_{O} > V_{CC} + 0.5V		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous output current through	n V _{CC} or GND		±75	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	±2000	
V _(ESD)	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

⁽¹⁾ AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65V to 2V	1.1		
V _{IH}	High lovel input veltage	V _{CC} = 2.25 V to 2.75 V	1.28		V
VIH	High-level input voltage	V _{CC} = 3V to 3.6V	1.45		V
		V _{CC} = 4.5 V to 5.5 V	2	5.5 V _{CC} 0.51 0.65 0.75 0.8 ±8 ±15 ±25 20 n	
		V _{CC} = 1.65V to 2V		0.51	
N/	Low-Level input voltage	V _{CC} = 2.25V to 2.75V		0.65	V
V _{IL}		V _{CC} = 3V to 3.6V		0.75	V
		V _{CC} = 4.5V to 5.5V		0.8	
		V _{CC} = 1.65V to 2V		±8	
Io	Output current	V _{CC} = 2.25V to 2.75V		±15	mA
		V _{CC} = 3.3V to 5.0V		±25	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.65V to 5.0V		20	ns/V
Δt/ΔV _{CC}	Safe supply ramp rate for POR	V _{CC} = 1.65V to 5.5V	6		μs/V



5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
T _A	Operating free-air temperature		-40	125	°C

5.4 Thermal Information

THERMAL METRIC(1)		WBQB (WQFN)	PW (TSSOP)	UNIT
	THERMAL METRIC	16 PINS	16 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.6	135.9	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	96.6	70.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.4	81.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.1	22.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	75.4	80.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	56.1	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25	5°C		-40°C to 125°C			UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN T	ΥP	MAX	MIN	TYP	MAX	UNII
	I _{OH} = -50μA	1.65V to 5.5V	V _{CC} -0.1			V _{CC} -0.1			
	I _{OH} = -2mA	1.65V to 2V	1.28 1.7	7 (1)		1.21			
	I _{OH} = -3mA	2.25V to 2.75V	2 2.4	4 ⁽¹⁾		1.93			
V _{OH}	I _{OH} = -5.5mA	3V to 3.6V	2.6	.08		2.49			V
	I _{OH} = -8mA	4.5V to 5.5V	4.1	.65 (1)		3.95			
	I _{OL} = 50μA	1.65V to 5.5V			0.1			0.1	
	I _{OL} = 2mA	1.65V to 2V	0.	1 ⁽¹⁾	0.2			0.25	
V _{OL}	I _{OL} = 3mA	2.25V to 2.75V	0.	1 ⁽¹⁾	0.15			0.2	V
	I _{OL} = 5.5mA	3V to 3.6V	0.2	2 ⁽¹⁾	0.2			0.25	
	I _{OL} = 8mA	4.5V to 5.5V	0.3	3 ⁽¹⁾	0.3			0.35	
I _I	V _I = 0V or V _{CC}	0V to 5.5V			±0.1			±1	μA
Icc	$V_I = 0V$ or V_{CC} , $I_O = 0$; open on loading	1.65V to 5.5V			2			20	μA
A1	One input at 0.3V or 3.4V, other inputs at 0 or V _{CC} , I _O = 0	5.5V			1.35			1.5	mA
ΔI _{CC}	One input at 0.3V or 1.1V, other inputs at 0 or V _{CC} , I _O = 0	1.8V			10			20	μА
I _{OZ}	$V_O = V_{CC}$ or GND and $V_{CC} = 5.5V$	5.5V		±	±0.25			±2.5	μA
C _I	V _I = V _{CC} or GND	5V		4	10			10	pF
Co	V _O = V _{CC} or GND	5V		3					pF
C _{PD}	No load, F = 1MHz	5V	1	129					pF
V _{POR}	V _{CC} ramp rate of 6µs/V to 100ms/V	1.65V to 5.5V	0.3		1.5	0.3		1.5	V

⁽¹⁾ Typical value at nearest nominal voltage (1.8 V, 2.5 V, 3.3 V, and 5 V)



5.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{cc}	T _A = 25°C	-40°C to 125°C	UNIT	
				MIN MAX	MIN MAX		
t _H	Hold time	SER after SRCLK↑	1.8V	0	0	ns	
t _{SU}	Setup time	SER before SRCLK↑	1.8V	7.9	9.8	ns	
t _{SU}	Setup time	SRCLK↑ before RCLK↑	1.8V	8.1	10.1	ns	
t _{SU}	Setup time	SRCLR high (inactive) before SRCLK↑	1.8V	2.2	3	ns	
t _{SU}	Setup time	SRCLR low before RCLK↑	1.8V	8.9	11.2	ns	
t _W	Pulse duration	RCLK or SRCLK high or low	1.8V	5.9	7	ns	
t _W	Pulse duration	SRCLR low	1.8V	6.5	8.3	ns	
t _H	Hold time	SER after SRCLK↑	2.5V	0	0	ns	
t _{SU}	Setup time	SER before SRCLK↑	2.5V	4.6	5.9	ns	
t _{SU}	Setup time	SRCLK↑ before RCLK↑	2.5V	3.9	5.3	ns	
t _{SU}	Setup time	SRCLR high (inactive) before SRCLK↑	2.5V	1.1	1.7	ns	
t _{SU}	Setup time	SRCLR low before RCLK↑	2.5V	5.1	6.6	ns	
t _W	Pulse duration	RCLK or SRCLK high or low	2.5V	4.3	4.3	ns	
t _W	Pulse duration	SRCLR low	2.5V	4.3	5.2	ns	
t _H	Hold time	SER after SRCLK↑	3.3V	0	0	ns	
t _{SU}	Setup time	SER before SRCLK↑	3.3V	3.2	4	ns	
t _{SU}	Setup time	SRCLK↑ before RCLK↑	3.3V	2.5	3.2	ns	
t _{SU}	Setup time	SRCLR high (inactive) before SRCLK↑	3.3V	0.7	1	ns	
t _{SU}	Setup time	SRCLR low before RCLK↑	3.3V	3.6	4.5	ns	
t _W	Pulse duration	RCLK or SRCLK high or low	3.3V	4.3	4.3	ns	
t _W	Pulse duration	SRCLR low	3.3V	4.3	4.3	ns	
t _H	Hold time	SER after SRCLK↑	5V	0	0	ns	
t _{SU}	Setup time	SER before SRCLK↑	5V	1.3	1.8	ns	
t _{SU}	Setup time	SRCLK↑ before RCLK↑	5V	1.6	2.1	ns	
t _{SU}	Setup time	SRCLR high (inactive) before SRCLK↑	5V	0.5	0.7	ns	
t _{SU}	Setup time	SRCLR low before RCLK↑	5V	1.6	2.1	ns	
t _W	Pulse duration	RCLK or SRCLK high or low	5V	4.3	4.3	ns	
t _W	Pulse duration	SRCLR low	5V	4.3	4.3	ns	

5.7 Switching Characteristics

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

PARAMETER	EDOM (INDUT)	OM (INPUT) TO (OUTPUT) LOAD	LOAD	V	T _A = 25°C			-40°C to 125°C			UNIT
PARAMETER	FROM (INPUT)	10 (001701)	CAPACITANCE	V _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	UNII
F _{MAX}	-	-	C _L = 15pF	1.8V	46.3	60		39.4			MHz
t _{PZL}	ŌĒ	Q	C _L = 15pF	1.8V		11.9	27.9	1		31.5	ns
t _{PZH}	ŌĒ	Q	C _L = 15pF	1.8V		9.4	21	1		24.4	ns
t _{PLZ}	ŌĒ	Q	C _L = 15pF	1.8V		8.3	20.2	1		21.9	ns
t _{PHZ}	OE	Q	C _L = 15pF	1.8V		8.3	22.1	1		24.7	ns
t _{PLH}	RCLK	Q _A -Q _H	C _L = 15pF	1.8V		9.4	27	1		29.4	ns
t _{PHL}	RCLK	Q _A -Q _H	C _L = 15pF	1.8V		9.4	23.9	1		26.8	ns
PLH	SRCLK	Q _H '	C _L = 15pF	1.8V		9.9	20.4	1		23.5	ns
t _{PHL}	SRCLK	Q _H '	C _L = 15pF	1.8V		9.9	23.9	1		26.9	ns



5.7 Switching Characteristics (continued)

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

tpHL SRCLR QH' CL FMAX - - CL tpZL OE Q CL tpZH OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHL RCLK QA-QH CL tpLH SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpL OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpL Q CL CL tpL Q CL CL tpL Q CL CL <	APACITANCE L = 15pF L = 50pF L = 15pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V	MIN 38.11	7YP 9.9 48 14.9 12.5 7.5 7.7 12.3 12.3 14.1 14.1	51.3 25.8 28.5 31 52.3 28.9 25.2	MIN 1 32.6 1 1 1 1 1 1 1	2 5 2 2	27.8 27.8 56.6 29.8 29.3 33.1 54.2	ns MHz ns ns
F _{MAX} - - C _L t _{PZL} ŌE Q C _L t _{PZH} ŌE Q C _L t _{PLZ} ŌE Q C _L t _{PL} ŌE Q C _L t _{PLH} RCLK Q _A -Q _H C _L t _{PLH} RCLK Q _H -Q _H C _L t _{PLH} SRCLK Q _H - C _L t _{PHL} SRCLK Q _H - C _L t _{PHL} SRCLR Q _H - C _L t _{PHL} SRCLR Q _H - C _L t _{PL} ŌE Q C _L t _{PL} OE Q C _L t _{PL} Q C _L <t< th=""><th>L = 50pF L = 15pF L = 15pF</th><th>1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V</th><th>38.11</th><th>48 14.9 12.5 7.5 7.7 12.3 12.3 14.1</th><th>51.3 25.8 28.5 31 52.3 28.9</th><th>32.6 1 1 1 1 1</th><th>2 2 3</th><th>56.6 29.8 29.3 33.1</th><th>MHz ns ns</th></t<>	L = 50pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V	38.11	48 14.9 12.5 7.5 7.7 12.3 12.3 14.1	51.3 25.8 28.5 31 52.3 28.9	32.6 1 1 1 1 1	2 2 3	56.6 29.8 29.3 33.1	MHz ns ns
tpzL ŌĒ Q CL tpzH ŌĒ Q CL tpLZ ŌĒ Q CL tpHZ ŌĒ Q CL tpHZ ŌĒ Q CL tpHZ QE Q CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpZL ŌĒ Q CL tpLZ ŌĒ Q CL tpLZ ŌĒ Q CL tpHZ ŌĒ Q CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpL Q CL CL <td>L = 50pF L = 15pF L = 15pF</td> <td>1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V</td> <td>38.11</td> <td>14.9 12.5 7.5 7.7 12.3 12.3</td> <td>25.8 28.5 31 52.3 28.9</td> <td>1 1 1 1</td> <td>2</td> <td>29.8 29.3 33.1</td> <td>ns ns ns</td>	L = 50pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V	38.11	14.9 12.5 7.5 7.7 12.3 12.3	25.8 28.5 31 52.3 28.9	1 1 1 1	2	29.8 29.3 33.1	ns ns ns
tpzh ŌĒ Q CL tplz ŌĒ Q CL tphz ŌĒ Q CL tphh RCLK QA-QH CL tphh RCLK QA-QH CL tphh SRCLK QH' CL tphh SRCLK QH' CL tphh SRCLR QH' CL tphh SRCLR QH' CL tphh SRCLR QH' CL tplh SRCLR QH' CL tplh SRCLR QH' CL tplt Q CL CL tplt Q CL CL tplt Q CL CL tplh RCLK QA-QH CL tplh SRCLK QH' CL tplh SRCLR QH' CL tplh SRCLR QH' CL tplh SRCLR QA-QH <td>L = 50pF L = 15pF L = 15pF</td> <td>1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V</td> <td></td> <td>12.5 7.5 7.7 12.3 12.3 14.1</td> <td>25.8 28.5 31 52.3 28.9</td> <td>1 1 1</td> <td>2</td> <td>29.8 29.3 33.1</td> <td>ns ns</td>	L = 50pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V		12.5 7.5 7.7 12.3 12.3 14.1	25.8 28.5 31 52.3 28.9	1 1 1	2	29.8 29.3 33.1	ns ns
tplz OE Q CL tphz OE Q CL tphh RCLK QA-QH CL tphh RCLK QA-QH CL tphh RCLK QH' CL tphh SRCLK QH' CL tphh SRCLK QH' CL tphh SRCLK QH' CL tphh SRCLK QH' CL tplh SRCLK QH' CL tpzh OE Q CL tpzh OE Q CL tplt RCLK QA-QH CL tphh RCLK QA-QH CL tphh SRCLK QH' CL tphh SRCLK QH' CL tpzh OE Q CL tpzh OE Q CL tplt Q CL CL tplh RCLK QA-QH	L = 50pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 2.5V		7.5 7.7 12.3 12.3 14.1	28.5 31 52.3 28.9	1 1 1	3	29.3 33.1	ns
tpHZ OE Q CL tpLH RCLK QA-QH CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpZL OE Q CL tpZH OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpL Q CL CL tpL Q CL CL tpL Q CL CL	L = 50pF L = 50pF L = 50pF L = 50pF L = 50pF L = 50pF L = 15pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 1.8V 2.5V		7.7 12.3 12.3 14.1	31 52.3 28.9	1	3	33.1	
tplh RCLK QA-QH CL tphL RCLK QA-QH CL tphL SRCLK QH' CL tphL SRCLK QH' CL tphL SRCLR QH' CL tphL SRCLR QH' CL tphL SRCLR QH' CL tpxL OE Q CL tpzH OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpLH SRCLK QH' CL tpLJ OE Q CL tpLJ OE Q CL tpLH RCLK QA-QH	L = 50pF L = 50pF L = 50pF L = 50pF L = 50pF L = 50pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 1.8V 2.5V		12.3 12.3 14.1	52.3 28.9	1			
tphL RCLK QA-QH CL tplH SRCLK QH' CL tphL SRCLK QH' CL tphL SRCLR QH' CL tphL SRCLR QH' CL fphL SRCLR QH' CL tpzL OE Q CL tpzH OE Q CL tphZ OE Q CL tphZ OE Q CL tphZ OE Q CL tphZ OE Q CL tphL RCLK QA-QH CL tpHL RCLK QH' CL tpHL SRCLK QH' CL tpZL OE Q CL tpZL OE Q CL tpLZ OE Q CL tpLH RCLK QA-QH CL tpLH RCLK QA-QH CL </td <td>L = 50pF L = 50pF L = 50pF L = 50pF L = 15pF L = 15pF L = 15pF</td> <td>1.8V 1.8V 1.8V 1.8V 2.5V</td> <td></td> <td>12.3 14.1</td> <td>28.9</td> <td></td> <td></td> <td>4.2</td> <td>ns</td>	L = 50pF L = 50pF L = 50pF L = 50pF L = 15pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 1.8V 2.5V		12.3 14.1	28.9			4.2	ns
tplh SRCLK QH' CL tphL SRCLK QH' CL tphL SRCLR QH' CL FMAX - - CL tpzL OE Q CL tpzH OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpZL OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHA RCLK QA-QH CL tpHA RCLK QA-QH CL <td>L = 50pF L = 50pF L = 50pF L = 15pF L = 15pF L = 15pF</td> <td>1.8V 1.8V 1.8V 2.5V</td> <td></td> <td>14.1</td> <td></td> <td>1</td> <td></td> <td></td> <td>ns</td>	L = 50pF L = 50pF L = 50pF L = 15pF L = 15pF L = 15pF	1.8V 1.8V 1.8V 2.5V		14.1		1			ns
tpHL SRCLK QH' CL tpHL SRCLR QH' CL FMAX - - CL tpzL OE Q CL tpzH OE Q CL tpLZ OE Q CL tpHZ OE Q CL pLH RCLK QA-QH CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpZH OE Q CL tpZH OE Q CL tpHZ OE Q CL	L = 50pF L = 50pF L = 15pF L = 15pF L = 15pF	1.8V 1.8V 2.5V			25.2		3	32.1	ns
tpHL SRCLR QH' CL FMAX - - CL tpZL OE Q CL tpZH OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHL RCLK QA-QH CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpZL OE Q CL tpZL OE Q CL tpHZ OE Q CL tpHA RCLK QA-QH CL tpH RCLK QA-QH CL tpH SRCLK QH' CL tpH SRCLK QH' CL tpH SRCLK QH' CL	L = 50pF L = 15pF L = 15pF L = 15pF	1.8V 2.5V		14.1	20.2	1	2	28.7	ns
F _{MAX} - - C _L t _{PZL} ŌĒ Q C _L t _{PZH} ŌĒ Q C _L t _{PLZ} ŌĒ Q C _L t _{PHZ} ŌĒ Q C _L PLH RCLK Q _A -Q _H C _L t _{PHL} RCLK Q _A -Q _H C _L t _{PLH} SRCLK Q _H ' C _L t _{PHL} SRCLK Q _H ' C _L t _{PHL} SRCLR Q _H ' C _L t _{PHL} SRCLR Q C _L t _{PZL} ŌĒ Q C _L t _{PZL} ŌĒ Q C _L t _{PHZ} ŌĒ Q C _L t _{PHZ} ŌĒ Q C _L t _{PHL} RCLK Q _A -Q _H C _L t _{PHL} RCLK Q _A -Q _H C _L t _{PLH} SRCLK Q _H ' C _L t _{PHL} SRCLR Q _H ' C _L	L = 15pF L = 15pF L = 15pF	2.5V			28.8	1	3	32.1	ns
F _{MAX} - - C _L t _{PZL} ŌĒ Q C _L t _{PLZ} ŌĒ Q C _L t _{PLZ} ŌĒ Q C _L t _{PHZ} ŌĒ Q C _L PLH RCLK Q _A -Q _H C _L t _{PHL} RCLK Q _A -Q _H C _L t _{PLH} SRCLK Q _H ' C _L t _{PHL} SRCLK Q _H ' C _L t _{PHL} SRCLR Q _H ' C _L t _{PL} ŌĒ Q C _L t _{PZ} ŌĒ Q C _L t _{PLZ} ŌĒ Q C _L t _{PL} ŌĒ Q C _L t _{PL} ŌĒ Q C _L t _{PL} RCLK Q _A -Q _H C _L t _{PL} RCLK Q _A -Q _H C _L t _{PL} RCLK Q _H ' C _L t _{PL} SRCLK Q _H ' C _L <	_L = 15pF _L = 15pF			14.1	29.5	1		33	ns
tpZL ŌĒ Q CL tpZH ŌĒ Q CL tpLZ ŌĒ Q CL tpHZ ŌĒ Q CL pLH RCLK QA-QH CL tpHL RCLK QA-QH CL tpLH SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpZL ŌĒ Q CL tpZH ŌĒ Q CL tpLZ ŌĒ Q CL tpHZ ŌĒ Q CL tpLH RCLK QA-QH CL tpLH RCLK QA-QH CL tpLH SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' <t< td=""><td>_L = 15pF</td><td>2 5\/</td><td>66.2</td><td>85.8</td><td></td><td>56.4</td><td></td><td></td><td>MHz</td></t<>	_L = 15pF	2 5\/	66.2	85.8		56.4			MHz
tplz OE Q CL tphz OE Q CL plh RCLK QA-QH CL tphl RCLK QA-QH CL tphl SRCLK QH' CL tphl SRCLK QH' CL tphl SRCLR QH' CL tphl SRCLR QH' CL tpzl OE Q CL tpzh OE Q CL tplz OE Q CL tphz OE Q CL tphl RCLK QA-QH CL tphl RCLK QA-QH CL tphl SRCLK QH' CL tphl SRCLK QH' CL tphl SRCLR QH' CL tphl SRCLR QH' CL tphl SRCLR QH' CL tphl SRCLR QH'	-	2.0 0		9.1	15.7	1		18.8	ns
tpHZ OE Q CL PLH RCLK QA-QH CL tpHL RCLK QA-QH CL tpLH SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpXL OE Q CL tpZH OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHL RCLK QA-QH CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH'	_L = 15pF	2.5V		7.3	12.4	1		15.2	ns
PLH RCLK QA-QH CL tpHL RCLK QA-QH CL tpLH SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL FMAX - - CL tpZL OE Q CL tpZH OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHA RCLK QA-QH CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH' CL tpHL SRCLR QH'		2.5V		6.4	22.7	1		24.2	ns
tpHL RCLK QA-QH CL tpLH SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH' CL FMAX - - CL tpZL OE Q CL tpZH OE Q CL tpLZ OE Q CL tpHZ OE Q CL tpHZ OE Q CL tpHA RCLK QA-QH CL tpHL RCLK QA-QH CL tpHL SRCLK QH' CL tpHL SRCLK QH' CL tpHL SRCLR QH'	_L = 15pF	2.5V		6.4	13	1		15.1	ns
tplh SRCLK Qh' CL tphL SRCLK Qh' CL tphL SRCLR Qh' CL tphL SRCLR Qh' CL tplL OE Q CL tpll Q CL CL tplz OE Q CL tphZ OE Q CL tphL RCLK QA-QH CL tphL RCLK QA-QH CL tphL SRCLK QH' CL tphL SRCLK QH' CL tphL SRCLR QH' CL tphL OE Q <td>_L = 15pF</td> <td>2.5V</td> <td></td> <td>7.3</td> <td>22.2</td> <td>1</td> <td></td> <td>23.9</td> <td>ns</td>	_L = 15pF	2.5V		7.3	22.2	1		23.9	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 15pF	2.5V		7.3	12.9	1		15.7	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 15pF	2.5V		7.6	12.1	1		14.6	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 15pF	2.5V		7.6	13.1	1		15.8	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 15pF	2.5V		7.6	14.3	1		17.2	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 50pF	2.5V	58.8	68.6		46.6			MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 50pF	2.5V		11.5	28.6	1		34	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 50pF	2.5V		9.6	15.7	1		18.9	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 50pF	2.5V		5.7	49.9	1	ţ	50.7	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 50pF	2.5V		5.9	19.3	1		21	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_L = 50pF	2.5V		9.5	47.6	1		19.1	ns
$\begin{array}{c cccc} t_{PLH} & SRCLK & Q_{H'} & C_L \\ t_{PHL} & SRCLK & Q_{H'} & C_L \\ t_{PHL} & SRCLR & Q_{H'} & C_L \\ t_{PHL} & SRCLR & Q_{H'} & C_L \\ F_{MAX} & - & - & C_L \\ t_{PZL} & \overline{OE} & Q & C_L \\ \end{array}$	_L = 50pF	2.5V		9.5	16.8	1		19.7	ns
$\begin{array}{c cccc} t_{PHL} & SRCLK & Q_{H'} & C_L \\ \hline t_{PHL} & SRCLR & Q_{H'} & C_L \\ \hline F_{MAX} & - & - & C_L \\ \hline t_{PZL} & \overline{OE} & Q & C_L \\ \end{array}$	_L = 50pF	2.5V		10.8	15.1	1		17.9	ns
$\begin{array}{c cccc} t_{PHL} & \overline{SRCLR} & Q_{H'} & C_L \\ \hline F_{MAX} & - & - & C_L \\ t_{PZL} & \overline{OE} & Q & C_L \\ \end{array}$	_L = 50pF	2.5V		10.8	16.8	1		19.7	ns
$ \begin{array}{c cccc} F_{MAX} & - & - & C_L \\ \hline t_{PZL} & \overline{OE} & Q & C_L \\ \end{array} $	_L = 50pF	2.5V		10.8	18	1		21.1	ns
t_{PZL} \overline{OE} Q C_L	_L = 15pF	3.3V	94.5	122.5		80.5			MHz
	_L = 15pF	3.3V		7	11.5	1		13.9	ns
t_{PZH} \overline{OE} Q C_L	_L = 15pF	3.3V		5.6	9.2	1		11.1	ns
	_L = 15pF	3.3V		4.9	8.2	1		9.2	ns
	_ = 15pF	3.3V		4.9	9.8	1		11.2	ns
	_ = 15pF	3.3V		5.6	20.9	1		22.2	ns
	 _ = 15pF	3.3V		5.6	9	1		11	ns
		3.3V		5.9	9.3	1		11	ns
	- IOPF	3.3V		5.9	9.1	1		11.1	ns
	_L = 15pF _L = 15pF	3.3V		5.9	10.3	1		12.4	ns
	_L = 15pF	3.3V	84	98	0	66.5			MHz
t_{PZL} \overline{OE} Q C_L		3.3V	J.		21.1	1		25.2	ns



5.7 Switching Characteristics (continued)

over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

	FROM (INDUT)	TO (OUTDUT)	LOAD	V	T _A = 25°C			-40°0	UNIT	
PARAMETER	FROM (INPUT)	10 (001201)	CAPACITANCE	V _{cc}	MIN	TYP	MAX	MIN	TYP MAX	UNII
t _{PZH}	ŌĒ	Q	C _L = 50pF	3.3V		7.4	11.7	1	14	ns
t _{PLZ}	ŌĒ	Q	C _L = 50pF	3.3V		4.4	12.9	1	13.7	ns
t _{PHZ}	ŌĒ	Q	C _L = 50pF	3.3V		4.6	15.2	1	16.2	ns
t _{PLH}	RCLK	Q _A -Q _H	C _L = 50pF	3.3V		7.3	46.3	1	47.3	ns
t _{PHL}	RCLK	Q _A -Q _H	C _L = 50pF	3.3V		7.3	12.2	1	14.3	ns
t _{PLH}	SRCLK	Q _H '	C _L = 50pF	3.3V		8.3	11.4	1	13.5	ns
t _{PHL}	SRCLK	Q _H '	C _L = 50pF	3.3V		8.3	12.2	1	14.4	ns
t _{PHL}	SRCLR	Q _H '	C _L = 50pF	3.3V		8.3	13.4	1	15.7	ns
F _{MAX}	-	-	C _L = 15pF	5V	135	175		115		MHz
t _{PZL}	ŌĒ	Q	C _L = 15pF	5V		5.4	8.2	1	9.9	ns
t _{PZH}	ŌĒ	Q	C _L = 15pF	5V		4.3	6.3	1	7.6	ns
t _{PLZ}	OE	Q	C _L = 15pF	5V		3.8	6.1	1	6.8	ns
t _{PHZ}	ŌĒ	Q	C _L = 15pF	5V		3.8	7.5	1	8.4	ns
t _{PLH}	RCLK	Q _A -Q _H	C _L = 15pF	5V		4.3	21.3	1	22.2	ns
t _{PHL}	RCLK	Q _A -Q _H	C _L = 15pF	5V		4.3	6.8	1	8.1	ns
t _{PLH}	SRCLK	Q _{H'}	C _L = 15pF	5V		4.5	8	1	9.1	ns
t _{PHL}	SRCLK	Q _{H'}	C _L = 15pF	5V		4.5	6.9	1	8.3	ns
t _{PHL}	SRCLR	Q _H '	C _L = 15pF	5V		4.5	7	1	8.5	ns
F _{MAX}	-	-	C _L = 50pF	5V	120	140		95		MHz
t _{PZL}	ŌĒ	Q	C _L = 50pF	5V		6.8	15.4	1	18.2	ns
t _{PZH}	ŌĒ	Q	C _L = 50pF	5V		5.7	8.3	1	9.9	ns
t _{PLZ}	ŌĒ	Q	C _L = 50pF	5V		3.4	9.1	1	9.8	ns
t _{PHZ}	ŌĒ	Q	C _L = 50pF	5V		3.5	11.2	1	11.9	ns
t _{PLH}	RCLK	Q _A -Q _H	C _L = 50pF	5V		5.6	46.3	1	46.9	ns
t _{PHL}	RCLK	Q _A -Q _H	C _L = 50pF	5V		5.6	9.3	1	10.9	ns
t _{PLH}	SRCLK	Q _H '	C _L = 50pF	5V		6.4	9.5	1	10.9	ns
t _{PHL}	SRCLK	Q _H '	C _L = 50pF	5V		6.4	9.3	1	10.9	ns
t _{PHL}	SRCLR	Q _H '	C _L = 50pF	5V		6.4	9.4	1	11.1	ns

5.8 Noise Characteristics


 V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.9	-0.2		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4	4.7		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V



5.9 Typical Characteristics

T_A = 25°C (unless otherwise noted)



5.9 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)




Figure 5-7. Output Voltage vs Current in HIGH State; 2.5V Supply




Figure 5-8. Output Voltage vs Current in LOW State; 2.5V Supply




Figure 5-9. Output Voltage vs Current in HIGH State; 1.8V




Figure 5-10. Output Voltage vs Current in LOW State; 1.8V Supply




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_t < 2.5$ ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured individually with one input transition per measurement.

TEST	S1	S2	R _L	CL	ΔV	V _{cc}
t _{PLH} , t _{PHL}	OPEN	OPEN	_	15pF, 50pF	_	ALL
t _{PLZ} , t _{PZL}	CLOSED	OPEN	1kΩ	15pF, 50pF	0.15V	≤ 2.5V
t _{PHZ} , t _{PZH}	OPEN	CLOSED	1kΩ	15pF, 50pF	0.15V	≤ 2.5V
t _{PLZ} , t _{PZL}	CLOSED	OPEN	1kΩ	15pF, 50pF	0.3V	> 2.5V
t _{PHZ} , t _{PZH}	OPEN	CLOSED	1kΩ	15pF, 50pF	0.3V	> 2.5V



(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs




Figure 6-3. Voltage Waveforms, Pulse Duration





Figure 6-5. Voltage Waveforms Propagation Delays



(1) C_L includes probe and test-fixture capacitance.

Figure 6-2. Load Circuit for Push-Pull Outputs





Figure 6-4. Voltage Waveforms, Setup and Hold Times



- (3) The greater between $t_{\mbox{\scriptsize PZL}}$ and $t_{\mbox{\scriptsize PZH}}$ is the same as $t_{\mbox{\scriptsize en}}.$
- (4) The greater between t_{PLZ} and t_{PHZ} is the same as t_{dis} .

Figure 6-6. Voltage Waveforms Propagation Delays






Figure 6-7. Voltage Waveforms, Input and Output **Transition Times**



Noise values measured with all other outputs simultaneously switching.

Figure 6-8. Voltage Waveforms, Noise

7 Detailed Description

7.1 Overview

The SN74LV8T595-Q1 device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (\overline{SRCLR}) input, serial (SER) input, and a serial output $(Q_{H'})$ for cascading. When the output-enable (\overline{OE}) input is high, the storage register outputs are in a high-impedance state. Internal register data and serial output $(Q_{H'})$ are not impacted by the operation of the \overline{OE} input.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for the SN74LV8T595-Q1

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

7.3.2 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the device does not control the output voltage; the output voltage is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

7.3.3 Latching Logic with Known Power-Up State

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory. In typical logic devices, the output state of each latching circuit is unknown after power is initially applied; however, this device includes an added Power On Reset (POR) circuit which sets the states of all included latching circuits during the power-up ramp prior to the device starting normal functionality.




Figure 7-2. Supply (V_{CC}) Ramp Characteristics for Known Power-Up State

Figure 7-2 shows a correct supply voltage turn-on ramp and defines values used in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

Prior to starting the power-on ramp, the supply must be completely off $(V_{CC} \le V_{POR(min)})$.

The supply voltage must ramp at a rate within the range provided in the *Recommended Operating Conditions* table.

The output state of each latching logic circuit only remains stable as long as power is applied to the device ($V_{CC} \ge V_{POR(max)}$).

Variation from these recommendations will result in the device having an unknown power-up state.



7.3.4 LVxT Enhanced Input Voltage

The SN74LV8T595-Q1 belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. For proper functionality, input signals must remain at or above the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. Figure 7-3 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

Input signals must transition between valid logic states quickly, as defined by the input transition rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at a valid high or low voltage level. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and will typically meet all requirements.




Figure 7-3. LVxT Input Voltage Levels

7.3.5 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




Figure 7-4. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 7-4, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

7.3.6 Clamp Diode Structure

As Figure 7-5 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-5. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LV8T595-Q1.



Table 7-1. Function Table

		INPUTS		FUNCTION	
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION
Х	Х	Х	Х	Н	Outputs Q _A – Q _H are disabled
X	X	X	Х	L	Outputs Q _A – Q _H are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	1	Н	Х	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	↑	Н	Х	х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
X	X	Н	↑	X	Shift-register data is stored in the storage register.
Х	1	Н	1	Х	Data in shift register is stored in the storage register, the data is then shifted through.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, the SN74LV8T595-Q1 is used to control seven-segment displays. Utilizing the serial output and combining a few of the input signals, this implementation reduces the number of I/O pins required to control the displays from sixteen to four. Unlike other I/O expanders, the SN74LV8T595-Q1 does not need a communication interface for control. It can be easily operated with simple GPIO pins.

The OE pin is used to easily disable the outputs when the displays need to be turned off or connected to a PWM signal to control brightness. However, this pin can be tied low and the outputs of the SN74LV8T595-Q1 can be controlled accordingly to turn off all the outputs reducing the I/O needed to three. There is no practical limitation to how many SN74LV8T595-Q1 devices can be cascaded. To add more, the serial output will need to be connected to the following serial input and the clocks will need to be connected accordingly. With separate control for the shift registers and output registers, the desired digit can be displayed while the data for the next digit is loaded into the shift register.

At power-up, the initial state of the shift registers and output registers are unknown. To give them a defined state, the shift register needs to be cleared and then clocked into the output register. An RC circuit can be connected to the \overline{SRCLR} pin as shown in the Figure 8-1 to initialize the shift register to all zeros. With the \overline{OE} pin pulled up with a resistor, this process can be performed while the outputs are in a high impedance state eliminating any erroneous data causing issues with the displays.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV8T595-Q1 plus the maximum static supply current (I_{CC}) listed in the *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV8T595-Q1 plus the maximum supply current (I_{CC}) listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74LV8T595-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LV8T595-Q1 can drive a load with total resistance described by $R_L \ge V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LV8T595-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A $10k\Omega$ resistor value is often used due to these factors.

The SN74LV8T595-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section
- 2. Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV8T595-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

8.2.3 Application Curves




Figure 8-2. Simplified Functional Diagram Showing Clock Operation

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. As shown in the following layout example, install the bypass capacitor as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74LV8T595-Q1 in TSSOP



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- · Texas Instruments, Designing With Logic application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES
March 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV8T595-Q1

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CLV8T595QWBQBRQ1	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LT595Q
CLV8T595QWBQBRQ1.A	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LT595Q
SN74LV8T595QPWRQ1	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT595Q
SN74LV8T595QPWRQ1.A	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT595Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV8T595-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

● Catalog: SN74LV8T595

● Enhanced Product : SN74LV8T595-EP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV8T595QWBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV8T595QPWRQ1	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 30-May-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV8T595QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV8T595QPWRQ1	TSSOP	PW	16	3000	353.0	353.0	32.0

2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

INDSTNAME




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



INDSTNAME




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



INDSTNAME




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated