

SN74LV8T165-EP Enhanced Product, Parallel Load 8-Bit Shift Register

1 Features

- Wide operating range of 1.65V to 5.5V
- 5.5V tolerant input pins
- Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
 - Up translation:
 - 1.2V to 1.8V
 - 1.5V to 2.5V
 - 1.8V to 3.3V
 - 3.3V to 5.0V
 - Down translation:
 - 5.0V, 3.3V, 2.5V to 1.8V
 - 5.0V, 3.3V to 2.5V
 - 5.0V to 3.3V
- Up to 150Mbps with 5V or 3.3V V_{CC}
- Supports standard function pinout
- Latch-up performance exceeds 250mA per JESD 17
- Supports defense and aerospace applications:
 - Controlled baseline
 - One assembly and test site
 - One fabrication site
 - Extended product life cycle
 - Product traceability

2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

3 Description

The SN74LV8T165-EP device is a parallel- or serialin, serial-out 8-bit shift register. This device has two modes of operation: load data, and shift data which are controlled by the SH/LD input. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.


The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example 1.2V input to 1.8V output or 1.8V input to 3.3V output). In addition, the 5V tolerant input pins enable down translation (for example 3.3V to 2.5V output).

is.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
SN74LV8T165-EP	PW (TSSOP, 16)	5mm × 6.4mm	5mm × 4.4mm

- For more information, see the Mechanical, Packaging, and Orderable Information section.
- The package size (length × width) is a nominal value and includes pins, where applicable
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	7.4 Device Functional Modes	13
2 Applications	1	8 Application and Implementation	14
3 Description	1	8.1 Application Information	14
4 Pin Configuration and Functions	3	8.2 Typical Application	14
5 Specifications	4	8.3 Power Supply Recommendations	17
5.1 Absolute Maximum Ratings	4	8.4 Layout	17
5.2 ESD Ratings	4	9 Device and Documentation Support	19
5.3 Recommended Operating Conditions	4	9.1 Documentation Support	19
5.4 Thermal Information	5	9.2 Receiving Notification of Documentation Updates	19
5.5 Electrical Characteristics	<mark>5</mark>	9.3 Support Resources	19
5.6 Switching Characteristics	<mark>5</mark>	9.4 Trademarks	19
5.7 Timing Characteristics	6	9.5 Electrostatic Discharge Caution	19
6 Parameter Measurement Information		9.6 Glossary	
7 Detailed Description	9	10 Revision History	
7.1 Overview	9	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	9	Information	19
7.3 Feature Description			



4 Pin Configuration and Functions




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)

Table 4-1. Pin Functions

	PIN	TYPE (1)	DESCRIPTION
NAME	NO.	I IPE (*)	DESCRIPTION
Α	11	I	Serial input A
В	12	I	Serial input B
С	13	I	Serial input C
CLK	2	1	Storage clock
CLK INH	15	1	Storage clock
D	14	1	Serial input D
E	3	I	Serial input E
F	4	I	Serial input F
G	5	1	Serial input G
GND	8	G	Ground pin
Н	6	1	Serial input H
Q _H	7	0	Output H, inverted
Q _H	9	0	Output H
SH/ LD	1	1	Load Input
SER	10	I	Serial input
V _{CC}	16	Р	Power pin
PAD	•	_	Thermal Pad ⁽²⁾

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

⁽²⁾ RGY and BQB Package Only



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any outp	/oltage range applied to any output in the high-impedance or power-off state ⁽²⁾			
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾			V
I _{IK}	Input clamp current	V _I < -0.5V		-20	mA
I _{OK}	Output clamp current	V_{O} < -0.5V or V_{O} > V_{CC+} 0.5V		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous output current through	Continuous output current through V _{CC} or GND			mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V(ESD)	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	v

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.8	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{cc}	V
		V _{CC} = 1.65V to 2V	1.1		
V	High Land in a transfer of	V _{CC} = 2.25V to 2.75V	1.28		V
V _{IH}	High-level input voltage	V _{CC} = 3V to 3.6V	1.45		V
		V _{CC} = 4.5V to 5.5V	2		
		V _{CC} = 1.65V to 2V		0.5	
V	Low-Level input voltage	V _{CC} = 2.25V to 2.75V		0.65	V
V _{IL}		V _{CC} = 3V to 3.6V		0.75	V
		V _{CC} = 4.5V to 5.5V		0.85	
		V _{CC} = 1.6V to 2V		±3	
I_{O}	Output current	V _{CC} = 2.25V to 2.75V		±7	mA
		V _{CC} = 3.3V to 5.0V		±15	
Io	Output Current	V _{CC} = 4.5V to 5.5V		±25	mA
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.6V to 5.0V		20	ns/V
T _A	Operating free-air temperature		-55	125	°C

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

PACKAGE	PINS	THERMAL METRIC(1)						UNIT
PACKAGE	FINO	$R_{\theta JA}$	R _{0JC(top)}	$R_{\theta JB}$	Ψ_{JT}	Ψ_{JB}	R _{0JC(bot)}	UNII
PW (TSSOP)	16	117.4	52.5	75.2	4.7	74.5	-	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

over operating free-air temperature range; typical ratings measured at T_A = 25°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
	I _{OH} = -50μA	1.2V to 5.5V	V _{CC} -0.2				
	I _{OH} = -1mA	1.2V	0.8				
	I _{OH} = -2mA	1.65V to 2V	1.21	1.7 ⁽¹⁾			
V _{OH}	I _{OH} = -3mA	2.25V to 2.75V	1.93	2.4 ⁽¹⁾		V	
	I _{OH} = -5.5mA	3V to 3.6V	2.49	3.08(1)			
	I _{OH} = -8mA	4.5V to 5.5V	3.95	4.65 ⁽¹⁾			
	I _{OH} = –24mA	4.5V to 5.5V	3.15				
	I _{OL} = 50μA	1.2V to 5.5V			0.1		
	I _{OL} = 1mA	1.2V			0.2		
	I _{OL} = 2mA	1.65V to 2V		0.1 ⁽¹⁾	0.25	V	
V _{OL}	I _{OL} = 3mA	2.25V to 2.75V		0.1 ⁽¹⁾	0.2		
	I _{OL} = 5.5mA	3V to 3.6V		0.2 ⁽¹⁾	0.25		
	I _{OL} = 8mA	4.5V to 5.5V		0.3(1)	0.35		
	I _{OL} = 24mA	4.5V to 5.5V			0.75		
I _I	V _I = 0V or V _{CC}	0V to 5.5V		±0.1	±1	μA	
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	1.8V to 5.5V		2	20	μA	
Al	One input at 0.3V or 3.4V, other inputs at 0 or V_{CC} , I_{O} = 0	5.5V		1.35	1.5	mA	
Δl _{CC}	One input at 0.3V or 1.1V, other inputs at 0 or V_{CC} , $I_{O} = 0$	1.8V			68	μΑ	
Cı	V _I = V _{CC} or GND	5V		3	5	pF	
Co	V _O = V _{CC} or GND	5V		5	8	pF	
C _{PD} (2) (3)	C _L = 50pF, F = 10MHz	1.8V to 5.5V			200	pF	

5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Load Capacitance	V _{cc}	-55°C to 125°C			UNIT
PARAMETER	FROW (INFOT)	10 (001701)	Load Capacitance	v cc	MIN	TYP	MAX	ONII
T _{PD}	CLK	Q	C _L = 15pF	1.8V ±0.15V		30.9	36.0	ns
T _{PD}	Н	Q _H or Q	C _L = 15pF	1.8V ±0.15V		33.9	40.0	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 15pF	1.8V ±0.15V		42.7	50.0	ns
T _{PD}	CLK	Q	C _L = 30pF	1.8V ±0.15V			27.6	ns
T _{PD}	Н	Q _H or Q	C _L = 30pF	1.8V ±0.15V			36.3	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 30pF	1.8V ±0.15V			40.2	ns
T _{PD}	CLK	Q	C _L = 50pF	1.8V ±0.15V		35.6	41.0	ns

Typical value at nearest nominal voltage (1.8V, 2.5V, 3.3V, and 5V)
 C_{PD} is used to determine the dynamic power consumption, per channel.
 P_D= V_{CC} ²xF_Ix(C_{PD}+ C_L) where F_I= input frequency, C_L= output load capacitance, V_{CC}= supply voltage.



over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted)

DADAMETED	EDOM (INDUT)	TO (OUTDUT)	Land Compaitance	V	-55°C to 125°C			UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Load Capacitance	V _{cc}	MIN	TYP	MAX	UNII
T _{PD}	Н	Q _H or Q	C _L = 50pF	1.8V ±0.15V		38.7	45.0	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 50pF	1.8V ±0.15V		47.2	55.0	ns
T _{PD}	CLK	Q	C _L = 15pF	2.5V ±0.2V		16.5	21.0	ns
T _{PD}	Н	Q _H or Q	C _L = 15pF	2.5V ±0.2V		18.3	23.0	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 15pF	2.5V ±0.2V		22.9	28.5	ns
T _{PD}	CLK	Q	C _L = 30pF	2.5V ±0.2V			16	ns
T _{PD}	Н	Q _H or Q	C _L = 30pF	2.5V ±0.2V			21	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 30pF	2.5V ±0.2V			23.8	ns
T _{PD}	CLK	Q	C _L = 50pF	2.5V ±0.2V		19.6	24.0	ns
T _{PD}	Н	Q _H or Q	C _L = 50pF	2.5V ±0.2V		21.5	26.5	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 50pF	2.5V ±0.2V		26	32.0	ns
T _{PD}	CLK	Q	C _L = 15pF	3.3V ±0.3V		11.4	14.5	ns
T _{PD}	Н	Q _H or Q	C _L = 15pF	3.3V ±0.3V		12.7	16.5	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 15pF	3.3V ±0.3V		16.1	20.5	ns
T _{PD}	CLK	Q	C _L = 30pF	3.3V ±0.3V			11.2	ns
T _{PD}	Н	Q _H or Q	C _L = 30pF	3.3V ±0.3V			14.5	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 30pF	3.3V ±0.3V			16.6	ns
T _{PD}	CLK	Q	C _L = 50pF	3.3V ±0.3V		13.8	17.5	ns
T _{PD}	Н	Q _H or Q	C _L = 50pF	3.3V ±0.3V		15.3	18.8	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 50pF	3.3V ±0.3V		18.4	23.0	ns
T _{PD}	CLK	Q	C _L = 15pF	5V ±0.5V		8.04	11.2	ns
T _{PD}	Н	Q _H or Q	C _L = 15pF	5V ±0.5V		8.82	14.5	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 15pF	5V ±0.5V		10.7	16.6	ns
T _{PD}	CLK	Q	C _L = 30pF	5V ±0.5V			11.2	ns
T _{PD}	Н	Q _H or Q	C _L = 30pF	5V ±0.5V			14.5	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 30pF	5V ±0.5V			16.6	ns
T _{PD}	CLK	Q	C _L = 50pF	5V ±0.5V		9.71	14.5	ns
T _{PD}	Н	Q _H or Q	C _L = 50pF	5V ±0.5V		10.6	17.8	ns
T _{PD}	SH/LD	Q _H or Q	C _L = 50pF	5V ±0.5V		12.6	19.9	ns

5.7 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{CC}	T _A = 25°C		-55°C to 125°C		UNIT
PARAMETER	DESCRIPTION	CONDITION	V CC	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	SH/LD low	1.8V ±0.15V	6.1		6.9		ns
t _W	Pulse duration	CLK high or low	1.8V ±0.15V	12.3		7		ns
t _{SU}	Setup time	SH/LD high before CLK↑	1.8V ±0.15V	9.03		8		ns
t _{SU}	Setup time	SER before CLK↑	1.8V ±0.15V	8.83		10.1		ns
t _{SU}	Setup time	CLK INH low before CLK↑	1.8V ±0.15V	1		1		ns
t _{SU}	Setup time	CLK INH high before CLK↑	1.8V ±0.15V	1		1		ns
t _{SU}	Setup time	Data before SH/ LD ↓	1.8V ±0.15V	15.7		10		ns
t _H	Hold time	SER data after CLK↑	1.8V ±0.15V	2.2		0		ns
t _H	Hold time	PAR data after SH/ LD ↓	1.8V ±0.15V	2.06		0		ns
t _W	Pulse duration	SH/LD low	2.5V ±0.2V	4.3		5.4		ns



over recommended operating free-air temperature range (unless otherwise noted)

	PECCULATION	COMPITION	V	T _A = 25°C		-55°C to 125°C		UNIT
PARAMETER	DESCRIPTION	CONDITION	V _{CC}	MIN	MAX	MIN	125°C MAX	UNII
t _W	Pulse duration	CLK high or low	2.5V ±0.2V	8.63		4.5		ns
t _{SU}	Setup time	SH/LD high before CLK↑	2.5V ±0.2V	6.93		4.5		ns
t _{SU}	Setup time	SER before CLK↑	2.5V ±0.2V	7.2		5.9		ns
t _{SU}	Setup time	CLK INH low before CLK↑	2.5V ±0.2V	1		1		ns
t _{SU}	Setup time	CLK INH high before CLK↑	2.5V ±0.2V	1		1		ns
t _{SU}	Setup time	Data before SH/LD↓	2.5V ±0.2V	11.1		6.9		ns
t _H	Hold time	SER data after CLK↑	2.5V ±0.2V	1.32		0		ns
t _H	Hold time	PAR data after SH/LD↓	2.5V ±0.2V	1		0		ns
t _W	Pulse duration	SH/LD low	3.3V ±0.3V	4.3		4.3		ns
t _W	Pulse duration	CLK high or low	3.3V ±0.3V	8.13		4.3		ns
t _{SU}	Setup time	SH/LD high before CLK↑	3.3V ±0.3V	6.24		2.9		ns
t _{SU}	Setup time	SER before CLK↑	3.3V ±0.3V	6.67		4		ns
t _{SU}	Setup time	CLK INH low before CLK↑	3.3V ±0.3V	1		1		ns
t _{SU}	Setup time	CLK INH high before CLK↑	3.3V ±0.3V	1		1		ns
t _{SU}	Setup time	Data before SH/ LD ↓	3.3V ±0.3V	9.86		5.3		ns
t _H	Hold time	SER data after CLK↑	3.3V ±0.3V	1		0		ns
t _H	Hold time	PAR data after SH/LD↓	3.3V ±0.3V	1		0		ns




 V_{OL}

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_t < 2.5$ ns.

The outputs are measured individually with one input transition per measurement.




Output

(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} . Figure 6-2. Voltage Waveforms Propagation Delays

50%

50%



(1) The greater between t_r and t_f is the same as t_t.

Figure 6-3. Voltage Waveforms, Input and Output Transition Times

Submit Document Feedback



7 Detailed Description

7.1 Overview

The SN74LV8T165-EP device is a parallel- or serial-in, serial-out 8-bit shift register. This device has two modes of operation: load data and shift data, which are controlled by the SH/LD input. The output level is referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5-V CMOS levels.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The SN74LV8T165-EP features a clock-inhibit function and a complemented serial output, \overline{Q}_H .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/ $\overline{\text{LD}}$ is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$ is held high. The parallel inputs to the register are enabled while SH/ $\overline{\text{LD}}$ is held low, independently of the levels of CLK, CLK INH, or SER.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.

7.3.2 LVxT Enhanced Input Voltage

The SN74LV8T165-EP belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. For proper functionality, input signals must remain at or above the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. Figure 7-1 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

Input signals must transition between valid logic states quickly, as defined by the input transition rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at a valid high or low voltage level. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and will typically meet all requirements.




Figure 7-1. LVxT Input Voltage Levels



7.3.2.1 Up Translation

Input signals can be up translated using the SN74LV8T165-EP. The voltage applied at V_{CC} will determine the output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical Characteristics tables. When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels, which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5V supply will have a V_{IH(MIN)} of 3.5V. For the SN74LV8T165-EP, V_{IH(MIN)} with a 5V supply is only 2V, which would allow for up-translation from a typical 2.5V to 5V signals.

Ensure that the input signals in the HIGH state are above V_{IH(MIN)} and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in Figure 7-2.

Up Translation Combinations are as follows:

- 1.8V V_{CC} Inputs from 1.2V
- 2.5V V_{CC} Inputs from 1.8V
- $3.3 \mbox{V}_{CC}$ Inputs from 1.8V and 2.5V $5.0 \mbox{V}_{CC}$ Inputs from 2.5V and 3.3V




Figure 7-2. LVxT Up and Down Translation Example

7.3.2.2 Down Translation

Signals can be translated down using the SN74LV8T165-EP. The voltage applied at the V_{CC} will determine the output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical Characteristics tables.

When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0V in the LOW state. Ensure that the input signals in the HIGH state are between $V_{IH(MIN)}$ and 5.5V, and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in Figure 7-1.

For example, standard CMOS inputs for devices operating at 5.0V, 3.3V or 2.5V can be down-translated to match 1.8V CMOS signals when operating from 1.8V V_{CC}. See Figure 7-2.

Down Translation Combinations are as follows:

- 1.8V V_{CC} Inputs from 2.5V, 3.3V, and 5.0V
- 2.5V V_{CC} Inputs from 3.3V and 5.0V
- $3.3V V_{CC}$ Inputs from 5.0V

7.3.3 Clamp Diode Structure

As Figure 7-3 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clampcurrent ratings are observed.






Figure 7-3. Electrical Placement of Clamping Diodes for Each Input and Output



7.4 Device Functional Modes

Table 7-1 and Table 7-2 list the functional modes of the SN74LV8T165-EP.

Table 7-1. Operating Mode Table

	INPUTS ⁽¹⁾						
SH/LD	CLK	CLK INH	FUNCTION				
L	Х	X	Parallel load ⁽²⁾				
Н	Н	X	No change				
Н	Х	Н	No change				
Н	L	1	Shift ⁽³⁾				
Н	1	L	Shift ⁽³⁾				

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care, ↑ = Low to High transition
- (2) Parallel load: Values at inputs A through H are loaded to respective internal registers.
- (3) Shift: Content of each internal register shifts towards serial output Q_H. Data at SER is shifted into the first register.

Table 7-2. Output Function Table

INTERNAL RE	GISTERS ⁽¹⁾ (2)	OUTPUTS(3)			
A — G	Н	Q	Q		
Х	L	L	Н		
Х	Н	Н	L		

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High voltage level, L = Low voltage level, X = Don't care
- (3) H = Driving high, L = Driving low



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74LV8T165-EP is a parallel-input shift register, which can be used to reduce the number of required inputs on a system controller very significantly in some applications. Parallel data is loaded into the shift register, then the stored data can be loaded into a serial input of the system controller by clocking the shift register.

Multiple shift registers can be cascaded to provide more data inputs while still only using a single serial input to the system controller. This process is primarily limited by the required data input rate and timing characteristics of the selected shift register, as defined in the *Timing Characteristics* and *Switching Characteristics* tables.

An example block diagram is shown for using a single shift register in the following *Typical Application Block Diagram*.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram



8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV8T165-EP plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV8T165-EP plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74LV8T165-EP can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LV8T165-EP can drive a load with total resistance described by $R_L \ge V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.



8.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV8T165-EP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

Refer to the Feature Description section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.



8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN74LV8T165-EP to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

8.2.3 Application Curves




Figure 8-2. Application Timing Diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

- Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
- Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - For traces longer than 12cm
 - · Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer signals that must branch separately



8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity




Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, *Designing With Logic* application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES
January 2025	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LV8T165MPWREP	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	LT165EP
SN74LV8T165MPWREP.A	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See SN74LV8T165MPWREF	LT165EP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV8T165-EP:

Catalog: SN74LV8T165

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

• Automotive : SN74LV8T165-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV8T165MPWREP	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV8T165MPWREP	TSSOP	PW	16	3000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated