







SN74LV4066A SCLS427J - APRIL 1999 - REVISED FEBRUARY 2024

SN74LV4066A Quadruple Bilateral Analog Switches

1 Features

- 1.65V to 5.5V V_{CC} operation
- Support mixed-mode voltage operation on all ports
- High on-off output-voltage ratio
- Low crosstalk between switches
- Individual switch controls
- Extremely low input current
- ESD protection exceeds JESD 22:
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 750-V Charged-Device Model (C101)

2 Applications

- **Telecommunications**
- eCall
- Infotainment

3 Description

This quadruple silicon-gate CMOS analog switch is designed for 1.65V to 5.5V V_{CC} operation.

These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5V (peak) to be transmitted in either direction.


Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	
	D (SOIC, 14)	8.65mm × 6mm	
SN74LV4066A	PW (TSSOP, 14)	5mm × 6.4mm	
	RGY (QFN, 14)	3.5mm × 3.5mm	

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	6 Parameter Measurement Information10)
2 Applications1	7 Detailed Description14	ŀ
3 Description1	7.1 Functional Block Diagram14	ŀ
4 Pin Configuration and Functions3	7.2 Device Functional Modes14	ŀ
5 Specifications 4	8 Device and Documentation Support15	5
5.1 Absolute Maximum Ratings4	8.1 Receiving Notification of Documentation Updates15	5
5.2 ESD Ratings4	8.2 Support Resources15	5
5.3 Thermal Information: SN74LV4066A4	8.3 Trademarks15	5
5.4 Recommended Operating Conditions5	8.4 Electrostatic Discharge Caution15	5
5.5 Electrical Characteristics (LV)5	8.5 Glossary15	5
5.6 Timing Characteristics V _{CC} = 2.5V ± 0.2V7	9 Revision History15	5
5.7 Timing Characteristics V _{CC} = 3.3V ± 0.3V7	10 Mechanical, Packaging, and Orderable	
5.8 Timing Characteristics V _{CC} = 5V ± 0.5V8	Information15	5
5.9 AC Characteristics8		



4 Pin Configuration and Functions




Figure 4-1. D or PW Package, 14-Pin SOIC or TSSOP (Top View)




Figure 4-2. RGY Package, 14- Pin QFN (Top View)

Table 4-1. Pin Functions

PIN			
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
1A	1	I/O	Input/Output to switch channel 1
1B	2	I/O	Input/Output to switch channel 1
2B	3	I/O	Input/Output to switch channel 2
2A	4	I/O	Input/Output to switch channel 2
2C	5	1	Control line for channel 2. Switch is ON when control pin is high.
3C	6	1	Control line for channel 3. Switch is ON when control pin is high.
GND	7	_	Ground (0V) reference
3A	8	I/O	Input/Output to switch channel 3
3B	9	I/O	Input/Output to switch channel 3
4B	10	I/O	Input/Output to switch channel 4
4A	11	I/O	Input/Output to switch channel 4
4C	12	1	Control line for channel 4. Switch is ON when control pin is high.
1C	13	ı	Control line for channel 1. Switch is ON when control pin is high.
V _{CC}	14	_	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10µF between VDD and GND.
Thermal pad		_	It is recommended to tie the pad to GND for the best performance.

⁽¹⁾ Signal types: I = input, O = output, I/O = input or output.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(3)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7.0	V
VI	Logic input voltage range	ogic input voltage range			V
V _{IO}	Switch I/O voltage range ^{(2) (3)}	Switch I/O voltage range ^{(2) (3)}		V _{CC} + 0.5	V
I _{IK}	Logic input clamp current	V _I < 0	-20		mA
I _{IOK}	Switch path diode clamp current	V _{IO} < 0 or V _{IO} > V _{CC}	-50	50	mA
I _T	Switch continuous current	$V_{IO} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} of	r GND		±50	mA
TJ	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (3) This value is limited to 5.5V maximum

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information: SN74LV4066A

	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	128.8	150.6	91.9	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	81.8	78.2	91.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	84.2	93.7	66.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	39.5	24.6	20.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	83.7	93.1	66.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	50.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: SN74LV4066A

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		1.65	5.5	V
		V _{CC} = 2V	1.5	5.5	
V	High-level input voltage,	$V_{CC} = 2.3V \text{ to } 2.7V$	V _{CC} x 0.7	5.5	V
V_{IH}	logic control inputs	V _{CC} = 3V to 3.6V	V _{CC} x 0.7	5.5	V
		V _{CC} = 4.5V to 5.5V	V _{CC} x 0.7	5.5	
		V _{CC} = 2V	0	0.5	
.,	Low-level input voltage,	V _{CC} = 2.3V to 2.7V	0	V _{CC} x 0.3	V
V _{IL}	logic control inputs	V _{CC} = 3V to 3.6V	0	V _{CC} x 0.3	V
		$V_{CC} = 4.5V \text{ to } 5.5V$	0	V _{CC} x 0.3	
VI	Logic control input voltage		0	5.5	V
V _{IO}	Switch input or output voltage	<u>'</u>	0	V _{CC}	V
		V _{CC} = 2.3V to 2.7V		200	
Δt/ΔV	Logic input transition rise or fall rate	V _{CC} = 3V to 3.6V		100	ns/V
		$V_{CC} = 4.5V \text{ to } 5.5V$		20	
T _A	Ambient temperature	,	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to TI application report *Implications of Slow or Floating CMOS Inputs*, SCBA004.

5.5 Electrical Characteristics (LV)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
			25°C			60	150	
			-40°C to 85°C	1.65V			225	
			-40°C to 125°C				225	Ω
			25°C			38	180	12
	ON-state switch	$I_{T} = 2mA,$ $V_{I} = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$ (see Figure 6-1)	-40°C to 85°C	2.3V			225	Ω
			-40°C to 125°C				225	
r _{ON}	resistance		25°C			29	150	
			-40°C to 85°C	3V			190	
			-40°C to 125°C				190	
			25°C			21	75	
			-40°C to 85°C	4.5V			100	Ω
			-40°C to 125°C				100	



5.5 Electrical Characteristics (LV) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
			25°C			130	600	
			–40°C to 85°C	1.65V			700	
			-40°C to 125°C		,		700	
			25°C			143	500	Ω
			-40°C to 85°C	2.3V			600	
	Peak ON-state	$I_T = 2mA$,	-40°C to 125°C				600	
r _{ON(p)}	resistance	$V_I = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	25°C			57	180	
		*INH *IL	-40°C to 85°C	3V			225	Ω
			-40°C to 125°C				225	
			25°C			31	100	
			-40°C to 85°C	4.5V			125	Ω
			–40°C to 125°C				125	
			25°C			2.5		
			-40°C to 85°C	1.65V		3		
		nce $V_I = GND$ to V_{CC} ,	-40°C to 125°C			3		
	Difference in ON- state resistance between switches		25°C	2.3V		3	30	Ω
			-40°C to 85°C	2.3V			40	
_			-40°C to 125°C	2.3V			40	
∆r _{ON}			25°C			3	20	Ω
		TINH TIL	-40°C to 85°C	3V			30	
			-40°C to 125°C				30	
			25°C			2	15	Ω
			-40°C to 85°C	4.5V			20	
			-40°C to 125°C				20	
			25°C				0.1	
I _{IH}	Control input current	V _I = 5.5V or GND	-40°C to 85°C	0 to 5.5V			1	μΑ
I _{IL}			-40°C to 125°C				1	
		V _I = V _{CC} and V _O =	25°C				±0.1	
	OFF state switch	GND,	-40°C to 85°C				±1	
I _{S(off)}	OFF-state switch leakage current	or V_I = GND and V_O = V_{CC} , V_{INH} = V_{IH}	-40°C to 125°C	5.5V			±1	μΑ
		(see Figure 6-2)	25°C				±0.1	
I _{S(on)}	ON-state switch	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	-40°C to 85°C	5.5V			±1	μA
0(011)	leakage current	(see Figure 6-3)	-40°C to 125°C				±1	•
			25°C			0.01		
I _{cc}	Supply current	$V_I = V_{CC}$ or GND	-40°C to 85°C	5.5V	,		20	μA
00		V _{INH} = 0V	-40°C to 125°C				20	1.5
C _{IC}	Control input capacitance	f = 10MHz	25°C	3.3V		4		pF
C _{IS}	Switch terminal capacitance	f = 10MHz	25°C	3.3V		5.5		pF
C _{OS(on)}	Common terminal ON-capacitance	f = 10MHz	25°C	3.3V		5.5		pF
C _F	Feedthrough capacitance	f = 10MHz	25°C	3.3V		0.5		pF

5.5 Electrical Characteristics (LV) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
C _{PD}	Power dissipation capacitance	C _L = 50pF, f = 10MHz	25°C	3.3V		4.5		pF

5.6 Timing Characteristics $V_{CC} = 2.5V \pm 0.2V$

over recommended operating free-air temperature range (unless otherwise noted)

 $V_{cc} = 2V \pm 0.2V$ (unless otherwise noted)

ı	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		1.2	10	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF (see Figure 6-4)	–40°C to 85°C			16	ns
PHL	dolay linio			(See Figure 6 4)	–40°C to 125°C			18	
					25°C		3.3	15	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	–40°C to 85°C			20	ns
₽ZL	umo			(See Figure 6-6)	-40°C to 125°C			20	
					25°C		6	15	
	Disable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	–40°C to 85°C			23	-
	ume				-40°C to 125°C			23	
					25°C		2.6	12	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF (see Figure 6-4)	–40°C to 85°C			18	-
PHL	dolay amo			(SSS Figure S F)	-40°C to 125°C			18	
					25°C		4.2	25	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50pF (see Figure 6-5)	–40°C to 85°C			32	ns
'PZL	unic			(See Figure 0-5)	-40°C to 125°C			32	.
					25°C		9.6	25	
t _{PHZ}	Disable delay time	' INH ICO	COM or Yn	C _L = 50pF (see Figure 6-5)	–40°C to 85°C			32	ns l
t_{PLZ}	unic				–40°C to 125°C			32	

5.7 Timing Characteristics $V_{CC} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range (unless otherwise noted)

 $V_{cc} = 3.3V \pm 0.3V$ (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		8.0	6	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF (see Figure 6-4)	-40°C to 85°C			10	ns
PHL	dolay time			(SSS Figure S F)	-40°C to 125°C			10	
					25°C		2.3	11	
t_{PZH}	Enable delay time	INH	COM or Yn $C_L = 15pF$ (see Figure 6-5)	-40°C to 85°C			15	ns	
^L PZL				(ccc : igui c c c)	-40°C to 125°C			15	
					25°C		4.5	11	
t_{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	-40°C to 85°C			15	ns
712				(-40°C to 125°C			15	
					25°C		1.5	9	
t _{PLH}	Propagation delay time	COM or Yn Yn or COM $C_L = 50$ pF (see Figure 6-4)	$C_L = 50pF$ (see Figure 6-4)	-40°C to 85°C			12	ns	
	,				-40°C to 125°C			12	

5.7 Timing Characteristics $V_{CC} = 3.3V \pm 0.3V$ (continued)

over recommended operating free-air temperature range (unless otherwise noted)

 $V_{cc} = 3.3V \pm 0.3V$ (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		8	18			
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	(see Figure 6-5)	–40°C to 85°C			22	ns
TPZL UIII					-40°C to 125°C			22	
					25°C		7.2	18	
t _{PHZ}	Disable delay time	, INH		C _L = 50pF (see Figure 6-5)	–40°C to 85°C			22	ns
					–40°C to 125°C			22	

5.8 Timing Characteristics $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range (unless otherwise noted)

 $V_{cc} = 5V \pm 0.5V$ (unless otherwise noted)

ı	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		0.6	4	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF (see Figure 6-4)	-40°C to 85°C			7	ns
YPIL	dolay iiiilo			(SSS Figure S F)	-40°C to 125°C			7	
					25°C		3.5	8	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	-40°C to 85°C			10	ns
*PZL				(ccc rigare c c)	-40°C to 125°C			11	
					25°C		4.4	8	
1 1 1 1 2	Disable delay time	INH	COM or Yn	C _L = 15pF (see Figure 6-5)	-40°C to 85°C			10	ns
					-40°C to 125°C			10	
		Propagation elay time COM or Yn		C _L = 50pF (see Figure 6-4)	25°C		0.8	6	
t _{PLH} t _{PHL}	Propagation delay time		Yn or COM		-40°C to 85°C			8	ns
PHL	delay lime				-40°C to 125°C			8	
					25°C		7	13	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	$C_L = 50pF$ (see Figure 6-5)	-40°C to 85°C			16	ns
4PZL	unio			(SCC Figure C C)	-40°C to 125°C			16	
					25°C		6.2	13	
t _{PHZ}	Disable delay time	INH	COM or Yn	$C_L = 50pF$ (see Figure 6-5)	-40°C to 85°C			16	4 1
t _{PLZ}	ume			(See Figure 0-5)	-40°C to 125°C			16	

5.9 AC Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDITIONS		MIN	TYP	MAX	UNIT
Frequency response (switch on)	COM or Yn			C _L = 50pF, R _L =	V _{CC} = 2.3V		60		
				$ 50Ω$, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		75		
		Yn or COM	4066	wave) (see Figure 6-6) (1)	V _{CC} = 4.5V		100		MHz
Charge Injection	INH	COM or Yn	ALL	C _L = 50pF	V _{CC} = 2.3V		15		
0 ,				F _{in} = 1MHz (sine wave)	V _{CC} = 3V		20		mV
				(see Figure 6-7)	V _{CC} = 4.5V		50		

Product Folder Links: SN74LV4066A

5.9 AC Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	IONS	MIN	TYP	MAX	UNIT
				C _L = 50pF, R _L =	V _{CC} = 2.3V		-40		
Feedthrough	COM or Yn			$ 50\Omega$, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		-40		
attenuation (switch off)		Yn or COM	ALL	wave) (see Figure 6-8(2)	V _{CC} = 4.5V		-40		dB
					V _{CC} = 2.3V		-45		
Crosstalk	COM or Yn	Yn or COM	ALL	$ 50Ω$, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		-45		
(between any switches)				wave) (see Figure 6-9(2)	V _{CC} = 4.5V		– 45		dB
		Yn or COM			$V_{I} = 2V_{p-p}$ $V_{CC} = 2.3V$		0.1		
Sine-wave distortion	COM or Yn		ALL	10kΩ, $F_{in} = 1kHz$ (sine wave)	$V_I = 2.5V_{p-p}$ $V_{CC} = 3V$		0.1		%
				(see Figure 6-10)	$V_{I} = 4V_{p-p}$ $V_{CC} = 4.5V$		0.1		



6 Parameter Measurement Information





Figure 6-1. ON-State Resistance Test Circuit



 $\begin{array}{l} \text{Condition 1: V}_{\text{I}} = 0, \, \text{V}_{\text{O}} = \text{V}_{\text{CC}} \\ \text{Condition 2: V}_{\text{I}} = \text{V}_{\text{CC}}, \, \text{V}_{\text{O}} = 0 \\ \end{array}$

Figure 6-2. OFF-State Switch Leakage-Current Test Circuit






Figure 6-3. ON-State Leakage-Current Test Circuit

· VOL




VOLTAGE WAVEFORMS
Figure 6-4. Propagation Delay Time, Signal Input to Signal Output








L	TEST	S 1	S2
	t _{PZL}	GND	V _{CC}
	t _{PZH}	V _{CC}	GND
	t _{PLZ}	GND	V _{CC}
	t _{PHZ}	V _{CC}	GND

TEST CIRCUIT









VOLTAGE WAVEFORMS

Figure 6-5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output




Figure 6-6. Frequency Response (Switch ON)

Submit Document Feedback




Figure 6-7. Crosstalk Between Any Two Switches




Figure 6-8. Crosstalk (Control Input - Switch Output)




Figure 6-9. Feed-Through Attenuation (Switch OFF)






Figure 6-10. Sine-Wave Distortion

7 Detailed Description

7.1 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.2 Device Functional Modes

Table 7-1. Function Table

Input Control (C)	Switch			
L	OFF			
Н	ON			

Submit Document Feedback

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision I (April 2006) to Revision J (February 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Removed the SN54LV4066A information from the data sheet	
•	Increased V _{CC} operation from: 2V to 5.5V to: 1.65V to 5.5V, and updated specifications such as r _{ON} , r _{OI}	V (p)
	Δr_{ON} accordingly	1
•	Changed RL value from: 600Ω to: 50Ω for frequency response, crosstalk, and feed-through attenuation	, and
	their associated figures	10

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 22-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LV4066AD	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 85	LV4066A
SN74LV4066ADBR	NRND	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A
SN74LV4066ADBR.A	NRND	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A
SN74LV4066ADGVR	NRND	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A
SN74LV4066ADGVR.A	NRND	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A
SN74LV4066ADR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4066A
SN74LV4066ADR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4066A
SN74LV4066AN	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV4066AN
SN74LV4066AN.A	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV4066AN
SN74LV4066ANSR	NRND	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4066A
SN74LV4066ANSR.A	NRND	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4066A
SN74LV4066ANSR.B	NRND	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV4066A
SN74LV4066APW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	LW066A
SN74LV4066APWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW066A
SN74LV4066APWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW066A
SN74LV4066APWT	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	LW066A
SN74LV4066ARGYR	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LW066A
SN74LV4066ARGYR.A	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LW066A
SN74LV4066ARGYRG4	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW066A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 22-Aug-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4066ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4066ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4066ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV4066ANSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV4066APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4066ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4066ADBR	SSOP	DB	14	2000	353.0	353.0	32.0
SN74LV4066ADGVR	TVSOP	DGV	14	2000	353.0	353.0	32.0
SN74LV4066ADR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LV4066ANSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74LV4066APWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74LV4066ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV4066AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74LV4066AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74LV4066AN.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LV4066AN.A	N	PDIP	14	25	506	13.97	11230	4.32

3.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated