

# SN74LV4052A-Q1 Automotive Dual 4-Channel Analog Multiplexers and **Demultiplexers**

#### 1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: –40°C to +125°C ambient operating temperature range
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Supports mixed-mode voltage operation on all ports
- Fast switching
- High on-off output-voltage ratio
- Low crosstalk between switches
- Extremely low input current

## 2 Applications

- Automotive:
  - Signal gating
  - Chopping
  - Modulation or demodulation (modem)
  - Signal multiplexing for analog-to-digital and digital-to-analog conversion systems

## 3 Description

These dual 4-channel CMOS analog multiplexers and demultiplexers are designed for 1.0V to 5.5V V<sub>CC</sub> operation.


The SN7LV4052A-Q1 devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5V (peak).

**Applications** include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### **Package Information**

DADT NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
PART NUMBER	PACKAGE	PACKAGE SIZE(2)
	PW (TSSOP, 16)	5mm × 6.4mm
SN74LV4052A-Q1	DYY (SOT-23-THIN, 16)	4.2mm x 3.26mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features1	7.2 Functional Block Diagram	13
2 Applications 1	7.3 Feature Description	13
B Description1	7.4 Device Functional Modes	13
4 Pin Configuration and Functions3	8 Application and Implementation	14
5 Specifications4	8.1 Application Information	14
5.1 Absolute Maximum Ratings4	8.2 Typical Application	14
5.2 ESD Ratings4	8.3 Power Supply Recommendations	15
5.3 Thermal Information: SN74LV4052A-Q14	8.4 Layout	15
5.4 Recommended Operating Conditions5	9 Device and Documentation Support	
5.5 Electrical Characteristics5	9.1 Receiving Notification of Documentation Updates	16
5.6 Timing Characteristics $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	9.2 Support Resources	16
5.7 Timing Characteristics $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	9.3 Trademarks	16
5.8 Timing Characteristics V <sub>CC</sub> = 5 V ± 0.5 V7	9.4 Electrostatic Discharge Caution	16
5.9 AC Characteristics8	9.5 Glossary	16
6 Parameter Measurement Information9	10 Revision History	16
7 Detailed Description13	11 Mechanical, Packaging, and Orderable	
7.1 Overview13	Information	17



# **4 Pin Configuration and Functions**




Figure 4-1. PW, DYY Package, 16-Pin TSSOP, SOT-23-THIN (Top View)

Table 4-1. Pin Functions

Р	'IN	(1) (0)	Table 4-1.1 III I dilctions
NAME	NO.	TYPE <sup>(1) (2)</sup>	DESCRIPTION
2Y0	1	J(1)	Input to mux 2
2Y2	2	J(1)	Input to mux 2
2-COM	3	O <sup>(1)</sup>	Output of mux 2
2Y3	4	J <sup>(1)</sup>	Input to mux 2
2Y1	5	J(1)	Input to mux 2
INH	6	I	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.
GND	7	-	Ground
GND	8	-	Ground
В	9	I	Selector line for outputs (see Section 7.4 for specific information)
Α	10	I	Selector line for outputs (see Section 7.4 for specific information)
1Y3	11	J <sup>(1)</sup>	Input to mux 1
1Y0	12	J(1)	Input to mux 1
1-COM	13	O <sup>(1)</sup>	Output of mux 1
1Y1	14	<u>l</u> (1)	Input to mux 1
1Y2	15	J(1)	Input to mux 1
V <sub>CC</sub>	16	I	Device power input

<sup>(1)</sup> These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins 1Y0, 1Y1, 1Y2, 1Y3, 2Y0, 2Y1, 2Y2, 2Y3 may be considered outputs (O) and pins 1-COM and 2-COM may be considered inputs (I).

<sup>(2)</sup> I = input, O = output

# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	Supply voltage			V
VI	Logic input voltage range	Logic input voltage range			V
V <sub>IO</sub>	Switch I/O voltage range <sup>(2) (3)</sup>	Switch I/O voltage range <sup>(2) (3)</sup>			V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-20		mA
I <sub>IOK</sub>	Switch IO diode clamp current	V <sub>IO</sub> < 0 or V <sub>IO</sub> > V <sub>CC</sub>	-50	50	mA
I <sub>T</sub>	Switch continuous current	V <sub>IO</sub> = 0 to V <sub>CC</sub>		±25	mA
	Continuous current through V <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND		±50	mA
T <sub>stg</sub>	Storage temperature	Storage temperature		150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (3) This value is limited to 5.5 V maximum

#### 5.2 ESD Ratings

V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	All pins	±500	V	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 5.3 Thermal Information: SN74LV4052A-Q1

		SN74LV4052A-Q1	SN74LV4052A-Q1	
	THERMAL METRIC	PW (TSSOP)	DYY (SOT)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	140.2	199.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	72.6	121.2	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	98.7	129.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13.4	24.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	97.3	126.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

Submit Document Feedback

# **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1(2)	5.5	V	
		V <sub>CC</sub> = 1.65	1.2	5.5		
		V <sub>CC</sub> = 2 V	1.5	5.5		
$V_{IH}$	High-level input voltage, logic control inputs	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> x 0.7	5.5	V	
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> x 0.7	5.5		
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> x 0.7	5.5		
		V <sub>CC</sub> = 1.65 V	0	0.4		
	Low-level input voltage, logic control inputs	V <sub>CC</sub> = 2	0	0.5		
$V_{IL}$		$V_{CC}$ = 2.3V to 2.7V	0	V <sub>CC</sub> x 0.3	V	
		V <sub>CC</sub> = 3 V to 3.6 V	0	V <sub>CC</sub> x 0.3		
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	V <sub>CC</sub> x 0.3		
VI	Logic control input voltage		0	5.5	V	
V <sub>IO</sub>	Switch input or output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.0 V to 2.0 V		500		
A+/A\/	Logic input transition rice or fall rate	V <sub>CC</sub> = 2.0 V to 2.7 V		200	no/\/	
Δt/ΔV	Logic input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		20		
T <sub>A</sub>	Ambient temperature		-40	125	°C	

All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, SCBA004. When using a  $V_{CC}$  of  $\leq$ 1.2 V, it is recommended to use these devices only for transmitting digital signals. When supply voltage is near

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

ı	PARAMETER	Condition	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			25°C		60	150		
			-40°C to 85°C	1.65 V			225	
			-40°C to 125°C				225	
			25°C			38	180	
	ON-state switch	$V_1 = V_{00} \text{ or } (4NI)$	-40°C to 85°C	2.3 V			225	Ω
_			-40°C to 125°C				225	
r <sub>ON</sub>	resistance		25°C			30	150	22
			-40°C to 85°C	3 V			190	
			-40°C to 125°C				190	
			25°C			22	75	
			-40°C to 85°C	4.5 V			100	
			-40°C to 125°C				100	

<sup>1.2</sup> V the analog switch ON resistance becomes very non-linear



# **5.5 Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			25°C			220	600	
			-40°C to 85°C	1.65 V			700	
			-40°C to 125°C				700	
			25°C			113	500	
			-40°C to 85°C	2.3 V			600	
	Peak ON-state	$I_T = 2 \text{ mA},$ $V_I = \text{GND to } V_{CC},$	-40°C to 125°C				600	Ω
ON(p)	resistance	$V_{INH} = V_{IL}$	25°C			54	180	12
			-40°C to 85°C	3 V			225	
			-40°C to 125°C				225	
			25°C			31	100	
			-40°C to 85°C	4.5 V			125	
			-40°C to 125°C				125	
			25°C			3	40	
			–40°C to 85°C	1.65 V			40	
			-40°C to 125°C				40	
	Difference in ON- state resistance between switches		25°C			2.1	30	
			-40°C to 85°C	2.3 V			40	Ω
\r		$I_T = 2 \text{ mA},$ $V_I = \text{GND to V}_{CC},$	-40°C to 125°C				40	
∆r <sub>ON</sub>		$V_{\text{INH}} = V_{\text{IL}}$	25°C			1.4	20	
			–40°C to 85°C	3 V			30	
			-40°C to 125°C				30	
			25°C			1.3	15	
			-40°C to 85°C	4.5 V			20	
			-40°C to 125°C				20	
			25°C		-0.1		0.1	μА
IH IL	Control input current	V <sub>I</sub> = 5.5 V or GND	–40°C to 85°C	0 to 5.5 V	-1		1	
IL .			-40°C to 125°C		-2		2	
		$V_I = V_{CC}$ and $V_O =$	25°C		-0.1		0.1	
S(off)	OFF-state switch	GND, or $V_I$ = GND and $V_O$ =	–40°C to 85°C	5.5 V	-1		1	μA
3(011)	leakage current	$V_{CC}$ , $V_{INH} = V_{IH}$	-40°C to 125°C		-2		2	<b>P</b>
			25°C		-0.1		0.1	
S(on)	ON-state switch leakage current	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	-40°C to 85°C	5.5 V	-1		1	μΑ
	leakage current	VINH - VIL	-40°C to 125°C		-2		2	
			25°C			0.01		
СС	Supply current	$V_I = V_{CC}$ or GND $V_{INH} = 0 \text{ V}$	-40°C to 85°C	5.5 V	,		20	μΑ
		VINH OV	-40°C to 125°C		,		40	-
Cic	Control input capacitance	f = 10 MHz	25°C	3.3 V		2		pF
C <sub>IS</sub>	Common terminal capacitance	f = 10 MHz	25°C	3.3 V		13.2		pF
Cos	Switch ternminal capacitance	f = 10 MHz	25°C	3.3 V		5.7		pF
O <sub>F</sub>	Feedthrough capacitance	f = 10 MHz	25°C	3.3 V		0.5		pF



# **5.5 Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		Condition	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
C <sub>PD</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	25°C	3.3 V		11.8		pF

# 5.6 Timing Characteristics $V_{CC}$ = 2.5 V ± 0.2 V

F	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
					25°C		1.9	10	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF	–40°C to 85°C			16	ns
PHL	delay time				–40°C to 125°C			18	
	E. d. l.				25°C		6.6	18	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay	time INH	COM or Yn	C <sub>L</sub> = 15 pF	–40°C to 85°C			23	ns
PZL	une				–40°C to 125°C			25	
	Disable delay time	e delay INH	COM or Yn	C <sub>L</sub> = 15 pF	25°C		7.4	18	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>					–40°C to 85°C			23	
					–40°C to 125°C			25	
		Propagation COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF	25°C		3.8	12	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time				–40°C to 85°C			18	
PHL	delay time				–40°C to 125°C			20	
					25°C		7.8	28	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF	–40°C to 85°C			35	ns
<sup>4</sup> PZL	timo				–40°C to 125°C			35	1
					25°C		11.5	28	-
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable delay time	' INH ICO	COM or Yn C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	–40°C to 85°C			35	
PLZ					–40°C to 125°C			35	

# 5.7 Timing Characteristics $V_{CC}$ = 3.3 V ± 0.3 V

PA	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
					25°C		2.5	9	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Yn	Yn or COM		–40°C to 85°C			12	ns
PHL					-40°C to 125°C			14	
	Enable delay		COM or Yn	C <sub>L</sub> = 50 pF	25°C		5.5	20	
t <sub>PZH</sub>		INIH			–40°C to 85°C			25	ns
PZL					-40°C to 125°C			25	
				C <sub>L</sub> = 50 pF	25°C		8.8	20	
t <sub>PHZ</sub>	Disable delay time	I INH ICOMORYN	COM or Yn		–40°C to 85°C			25	ns
					–40°C to 125°C			25	

# 5.8 Timing Characteristics $V_{CC}$ = 5 V ± 0.5 V

PARAMETER		FROM (INPUT)	TO (OUTPUT) CONDITIONS		T <sub>A</sub>	MIN	TYP	MAX	UNIT
		COM or yn	Yn or COM	C <sub>L</sub> = 50 pF	25°C		1.5	6	
t <sub>PLH</sub>	Propagation delay time				–40°C to 85°C			8	ns
TPHL	dolay amo				–40°C to 125°C	-		10	



# 5.8 Timing Characteristics $V_{CC} = 5 V \pm 0.5 V$ (continued)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
					25°C		4	14	
t <sub>PZH</sub>	t <sub>PZL</sub> Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF	–40°C to 85°C			18	ns
PZL					-40°C to 125°C			18	
		, INH	COM or Yn	C <sub>L</sub> = 50 pF	25°C		6.2	14	
1112	Disable delay time				–40°C to 85°C			18	ns
					–40°C to 125°C			18	

# **5.9 AC Characteristics**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDITIONS		MIN TYP	MAX	UNIT
Frequency				C <sub>L</sub> = 50 pF, R <sub>L</sub> =	V <sub>CC</sub> = 2.3 V	30	)	
response (switch	COM or Yn	Yn or COM	SN74LV4052	$ 600 \Omega,$ $ F_{in} = 1 \text{ MHz (sine)} $	V <sub>CC</sub> = 3 V	35	j	MHz
on)				wave)	V <sub>CC</sub> = 4.5 V	50	)	
Feedthrough				C <sub>L</sub> = 50 pF, R <sub>L</sub> =		-45	j	
attenuation	COM or Yn	Yn or COM	ALL	$  600 \Omega, F_{in} = 1 \text{ MHz (sine)} $	V <sub>CC</sub> = 3 V	-45	j	dB
(switch off)				wave)	V <sub>CC</sub> = 4.5 V	-45	j	
Crosstalk	COM or Yn			$C_L$ = 50 pF, $R_L$ = 600 $\Omega$ , $F_{in}$ = 1 MHz (sine wave)	V <sub>CC</sub> = 2.3 V	20	)	
(between any		Yn or COM	ALL		V <sub>CC</sub> = 3 V	35	j	mV
switches)					V <sub>CC</sub> = 4.5 V	60	)	
				C <sub>L</sub> = 50 pF, R <sub>L</sub> =	$V_{I} = 2 V_{p-p}$ $V_{CC} = 2.3 V$	0.1		
Sine-wave distortion	COM or Yn	Yn or COM	ALL	10 kΩ, $F_{in}$ = 1 kHz (sine	$V_{I} = 2.5 V_{p-p}$	0.1		%
				wave)	$V_{I} = 4 V_{p-p}$ $V_{CC} = 4.5 V$	0.1		

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## **6 Parameter Measurement Information**





Figure 6-1. On-State Resistance Test Circuit



Condition 1:  $V_I = 0$ ,  $V_O = V_{CC}$ Condition 2:  $V_I = V_{CC}$ ,  $V_O = 0$ 

Figure 6-2. Off-State Switch Leakage-Current Test Circuit




Figure 6-3. On-State Switch Leakage-Current Test Circuit






Figure 6-4. Propagation Delay Time, Signal Input to Signal Output






Figure 6-5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output





NOTE A: fin is a sine wave.

Figure 6-6. Frequency Response (Switch On)






Figure 6-7. Crosstalk Between Any Two Switches




Figure 6-8. Crosstalk Between Control Input and Switch Output






Figure 6-9. Feedthrough Attenuation (Switch Off)





Figure 6-10. Sine-Wave Distortion

# 7 Detailed Description

#### 7.1 Overview

This device is a dual 4-channel analog multiplexer. A multiplexer is often used when several signals need to share the same device or resource. This device allows the selection of one of these signals at a time for analysis or propagation.

# 7.2 Functional Block Diagram



#### 7.3 Feature Description

This device contains 2 separate 4-channel multiplexers for use in a variety of applications. The 4-channel multiplexers can also be configured as demultiplexers by using the COM pins as inputs and the 1Yx or 2Yx pins as outputs. This device is qualified for automotive applications and has an extended temperature range of -40°C to 125°C (maximum depends on package type).

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

	INPUTS	ON	
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	X	X	None



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **8.1 Application Information**

A multiplexer is used in applications where multiple signals share a resource. In the following example, several different sensors are connected to the analog-to-digital converter (ADC) of a microcontroller (MCU).

## 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

Processing 8 different analog signals would normally require 8 separate ADCs, but the previous figure shows how to achieve this using only 2 ADCs and 3 GPIOs (general purpose input/outputs).

### 8.2.2 Detailed Design Procedure

To design with the SN74LV4052A-Q1, a stable input voltage between 2V (see *Recommended Operating Conditions* for details) and 5.5V must be available. The characteristics of the signal that is being multiplexed so that no important information is lost due to timing or voltage level incompatibility with this device is another important design consideration.

Product Folder Links: SN74LV4052A-Q1

#### 8.3 Power Supply Recommendations

Most systems have a common 3.3V or 5V rail that may be used to supply the  $V_{CC}$  pin of this device. If this is not available, then a Switch-Mode-Power-Supply (SMPS) or a Linear Dropout Regulator (LDO) may be used to supply this device from a higher voltage rail.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

In general, it is best to keep signal lines as short and as straight as possible. Incorporation of microstrip or stripline techniques is also recommended when signal lines are greater than 1 inch in length. These traces must be designed with a characteristic impedance of either  $50\Omega$  or  $75\Omega$ , as required by the application. Be careful when placing this device too close to high voltage switching components, as they may cause interference.

## 8.4.2 Layout Example




Figure 8-2. Layout Example Schematic



## 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (October 2024) to Revision J (October 2024)	Page
Removed duplicate Figure 6-9	9
Changes from Revision H (September 2024) to Revision I (October 2024)	Page
Added 50mA to the Switch IO diode clamp current	4
Added typical spec for I <sub>cc</sub> at 25°C	5
Added typical spec for C <sub>IS</sub> at 25°C	5
Changes from Revision G (June 2024) to Revision H (September 2024)	Page
Added DYY package and size	1
Added DYY package	3
Changes from Revision F (December 2014) to Revision G (June 2024)	Page
• Updated the numbering format for tables, figures, and cross-references throughout t	he document1
Updated the Package Information table to include package leads	
Added new VIH and VIL Specifications at 1.65V Vcc	<mark>5</mark>

Product Folder Links: SN74LV4052A-Q1



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CLV4052ATPWRG4Q1	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 105	L4052AQ
SN74LV4052AQDYYRQ1	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4052Q
			, , ,						
SN74LV4052AQDYYRQ1.A	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4052Q
SN74LV4052AQPWRQ1	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4052AQ1
SN74LV4052AQPWRQ1.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4052AQ1
SN74LV4052ATDRQ1	NRND	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052AQ
SN74LV4052ATDRQ1.A	NRND	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052AQ
SN74LV4052ATPWRQ1	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 105	L4052AQ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4052A-Q1:

Catalog: SN74LV4052A

● Enhanced Product: SN74LV4052A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4052AQDYYRQ1	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74LV4052AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4052AQDYYRQ1	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74LV4052AQPWRQ1	TSSOP	PW	16	2000	353.0	353.0	32.0

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated