- Controlled Baseline


 One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Supports Mixed-Mode Voltage Operation on All Ports

• Fast Switching

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



This dual 4-channel CMOS analog multiplexer/demultiplexer is designed for 2-V to 5.5-V V_{CC} operation.

The SN74LV4052A handles both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

ORDERING INFORMATION

TA	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 to 40500	SOIC – D	Tape and reel	SN74LV4052ATDREP	LV4052ATEP
–40°C to 105°C	TSSOP – PW	Tape and reel	SN74LV4052ATPWREP	L4052EP

‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		ON
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Х	Х	None



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

SCLS502C - MAY 2003 - REVISED MAY 2004

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Switch I/O voltage range, V_{IO} (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) I/O diode current, I_{IOK} ($V_{IO} < 0$) Switch through current, I_T ($V_{IO} = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance $0 \times (acc Note 2)$; D package	0.5 V to 7.0 V 0.5 V to V _{CC} + 0.5 V 20 mA 50 mA ±25 mA ±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	73°C/W
PW package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS502C - MAY 2003 - REVISED MAY 2004

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2†	5.5	V	
		$V_{CC} = 2 V$	1.5			
N/		V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V	
VIH	High-level input voltage, control inputs	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		
	Level Investigation Report and the Provide	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		
VIL	Low-level input voltage, control inputs	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$V_{CC} \times 0.3$	L	
VI	Control input voltage		0	5.5	V	
VIO	Input/output voltage		0	VCC	V	
		V_{CC} = 2.3 V to 2.7 V		200		
$\Delta t / \Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		
ТА	Operating free-air temperature		-40	105	°C	

[†] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

I	PARAMETER	TEST CONDITIONS	Vcc	MIN MAX	UNIT	
	0		2.3 V	225		
ron	On-state switch resistance	$I_T = 2 \text{ mA}, V_I = V_{CC} \text{ or GND}, V_{INH} = V_{IL}$, (see Figure 1)	3 V	190	Ω	
			4.5 V	100		
	D		2.3 V	600		
^r on(p)	Peak on-state resistance	$I_T = 2 \text{ mA}, V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	3 V	225	Ω	
	() resistance		4.5 V	125		
	Difference in		2.3 V	40		
Δr_{on}	on-state resistance	$I_T = 2 \text{ mA}, V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	3 V	30	Ω	
	between switches		4.5 V	20		
lj –	Control input current	VI = 5.5 V or GND	0 to 5.5 V	±1	μΑ	
IS(off)	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$, or $V_I = GND$ and $V_O = V_{CC}$, $V_{INH} = V_{IH}$, (see Figure 2)	5.5 V	±1	μA	
I _{S(on)}	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$, (see Figure 3)	5.5 V	±1	μΑ	
ICC	Supply current	$V_I = V_{CC} \text{ or } GND$	5.5 V	20	μA	



SCLS502C - MAY 2003 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	МАХ	UNIT
^t PLH ^t PHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		12	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		25	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		25	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	МАХ	UNIT
^t PLH ^t PHL	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF, (see Figure 4)		8	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		18	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Y	C _L = 50 pF, (see Figure 5)		18	ns

analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

	FROM	то	TES	ST		Τ ₄	λ = 25°C	;		
PARAMETER	(INPUT)	(OUTPUT)	CONDI	TIONS	vcc	MIN	TYP	MAX	UNIT	
			C _L = 50 pF,		2.3 V		30			
Frequency response (switch on)	COM or Y	Y or COM	R _L = 600 Ω, f _{in} = 1 MHz (sine	wave)	3 V		35		MHz	
			(see Note 5 and		4.5 V		50			
			CL = 50 pF,		2.3 V		-45			
Crosstalk (between any switches)	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine wave) (see Note 6 and Figure 7)		3 V		-45		dB	
(111 11 11)					4.5 V		-45			
Crosstalk			C _L = 50 pF,		2.3 V		20			
(control input to signal	INH	COM or Y	R _L = 600 Ω, f _{in} = 1 MHz (squ	are wave)	3 V		35		mV	
output)			(see Figure 8)		4.5 V		65			
			CL = 50 pF,		2.3 V		-45			
Feedthrough attenuation (switch off)	COM or Y	Y or COM	R _L = 600 Ω, f _{in} = 1 MHz (sine	wave)	3 V		-45		dB	
(ounter on)			(see Note 6 and		4.5 V		-45			
			$C_L = 50 \text{ pF},$ $V_I = 2 V_{p-p}$		2.3 V		0.1			
Sine-wave distortion			VI = 2.5 Vp-p	3 V		0.1		%		
			(sine wave) (see Figure 10)	$V_{I} = 4 V_{p-p}$	4.5 V		0.1			

NOTES: 5. Adjust fin voltage to obtain 0 dBm at output. Increase fin frequency until dB meter reads -3 dB.

6. Adjust fin voltage to obtain 0 dBm at input.



SCLS502C - MAY 2003 - REVISED MAY 2004

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT	
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	11.8	pF

PARAMETER MEASUREMENT INFORMATION





Figure 1. On-State Resistance Test Circuit









Figure 3. On-State Switch Leakage-Current Test Circuit



SCLS502C - MAY 2003 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION









Figure 5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output




SCLS502C - MAY 2003 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION



NOTE A: fin is a sine wave.

Figure 6. Frequency Response (Switch On)






Figure 7. Crosstalk Between Any Two Switches





Figure 8. Crosstalk Between Control Input and Switch Output



SCLS502C - MAY 2003 - REVISED MAY 2004



PARAMETER MEASUREMENT INFORMATION

Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LV4052ATPWREP	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052EP
SN74LV4052ATPWREP.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052EP
V62/03665-01XE	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052EP

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4052A-EP :

Catalog : SN74LV4052A



23-May-2025

• Automotive : SN74LV4052A-Q1

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4052ATPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4052ATPWREP	TSSOP	PW	16	2000	353.0	353.0	32.0

PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated