

# SN74LV164A-Q1 Automotive 8-Bit Parallel-Out Serial Shift Registers

## 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $T_A$
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C6
- 2-V to 5.5-V  $V_{CC}$  operation
- Maximum  $t_{pd}$  of 10.5 ns at 5 V
- Typical  $V_{OLP}$  (output ground bounce)  $< 0.8\text{ V}$  at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Typical  $V_{OHV}$  (output  $V_{OH}$  undershoot)  $> 2.3\text{ V}$  at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Ioff supports live insertion, partial power-down mode, and back-drive protection
- Support mixed-mode voltage operation on all ports
- Latch-up performance exceeds 250 mA per JESD 17

## 2 Applications

- Output expansion
- LED matrix control
- 7-segment display control


## 3 Description

The SN74LV164A-Q1 devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V  $V_{CC}$  operation.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LV164A-Q1	BQA (WQFN, 14)	3.00 mm × 2.50 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)





## Table of Contents


<b>1 Features</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>11</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Overview.....	11
<b>3 Description</b> .....	<b>1</b>	8.2 Functional Block Diagram.....	11
<b>4 Revision History</b> .....	<b>2</b>	8.3 Feature Description.....	11
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.4 Device Functional Modes.....	11
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Application and Implementation</b> .....	<b>12</b>
6.1 Absolute Maximum Ratings <sup>(1)</sup> .....	4	9.1 Application Information.....	12
6.2 ESD Ratings.....	4	9.2 Typical Application.....	12
6.3 Recommended Operating Conditions.....	5	<b>10 Power Supply Recommendations</b> .....	<b>13</b>
6.4 Thermal Information.....	5	<b>11 Layout</b> .....	<b>14</b>
6.5 Electrical Characteristics.....	6	11.1 Layout Guidelines.....	14
6.6 Timing Requirements: $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	6	11.2 Layout Example.....	14
6.7 Timing Requirements: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	6	<b>12 Device and Documentation Support</b> .....	<b>15</b>
6.8 Timing Requirements: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	7	12.1 Receiving Notification of Documentation Updates..	15
6.9 Switching Characteristics: $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	7	12.2 Support Resources.....	15
6.10 Switching Characteristics: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	7	12.3 Trademarks.....	15
6.11 Switching Characteristics: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	7	12.4 Electrostatic Discharge Caution.....	15
6.12 Noise Characteristics <sup>(1)</sup> .....	7	12.5 Glossary.....	15
6.13 Operating Characteristics.....	8	<b>13 Mechanical, Packaging, and Orderable</b>	
6.14 Typical Characteristics.....	9	<b>Information</b> .....	<b>15</b>
<b>7 Parameter Measurement Information</b> .....	<b>10</b>		

## 4 Revision History

DATE	REVISION	NOTES
December 2022	*	Initial Release



## 5 Pin Configuration and Functions



**Figure 5-1. BQA Package, 14-PIN WQFN (Top View)**

**Table 5-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
A	1	I	Serial input A
B	2	I	Serial input B
Q <sub>A</sub>	3	O	Output A
Q <sub>B</sub>	4	O	Output B
Q <sub>C</sub>	5	O	Output C
Q <sub>D</sub>	6	O	Output D
GND	7	G	Ground pin
CLK	8	I	Storage clock
$\overline{\text{CLR}}$	9	I	Storage clear
Q <sub>E</sub>	10	O	Output E
Q <sub>F</sub>	11	O	Output F
Q <sub>G</sub>	12	O	Output G
Q <sub>H</sub>	13	O	Output H
Q <sub>H'</sub>	11	O	Q <sub>H</sub> inverted
V <sub>CC</sub>	14	P	Power pin
Thermal pad		—	Thermal pad <sup>(2)</sup>

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) WBQA package only



## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		−0.5	7	V
V <sub>I</sub>	Input voltage <sup>(2)</sup>		−0.5	7	V
V <sub>O</sub>	Voltage applied to any output in the high-impedance or power-off state <sup>(2)</sup>		−0.5	7	V
V <sub>O</sub>	Output voltage <sup>(2)</sup> (3)		−0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	−20		mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	−50		mA
I <sub>O</sub>	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>	±25		mA
	Continuous current through V <sub>CC</sub> or GND		±50		mA
T <sub>stg</sub>	Storage temperature		−65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>	±4000	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±2000	

- (1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



## 6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7	
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7	
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.3	
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.3	
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.3	
V <sub>I</sub>	Input voltage	0	5.5	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	–50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V	–2	mA
		V <sub>CC</sub> = 3 V to 3.6 V	–6	
		V <sub>CC</sub> = 4.5 V to 5.5 V	–12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V	2	mA
		V <sub>CC</sub> = 3 V to 3.6 V	6	
		V <sub>CC</sub> = 4.5 V to 5.5 V	12	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 2.3 V to 2.7 V	200	ns/V
		V <sub>CC</sub> = 3 V to 3.6 V	100	
		V <sub>CC</sub> = 4.5 V to 5.5 V	20	
T <sub>A</sub>	Operating free-air temperature	–40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#).

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74LV164A-Q1	UNIT
		BQA (WQFN)	
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	88.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	90.9	
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.8	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	9.9	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	56.7	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	33.4	

(1) For more information about traditional and new thermal metrics, see [IC Package Thermal Metrics](#)



## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	–40°C to 125°C			UNIT
			MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = –50 μA	2 V to 5.5 V	V <sub>CC</sub> – 0.1			V
	I <sub>OH</sub> = –2 mA	2.3 V	2			
	I <sub>OH</sub> = –6 mA	3 V	2.48			
	I <sub>OH</sub> = –12 mA	4.5 V	3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1			V
	I <sub>OL</sub> = 2 mA	2.3 V	0.4			
	I <sub>OL</sub> = 6 mA	3 V	0.44			
	I <sub>OL</sub> = 12 mA	4.5 V	0.55			
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	±1			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5	20			μA
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0	5			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	2.2			pF

## 6.6 Timing Requirements: V<sub>CC</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

			T <sub>A</sub> = 25°C		–40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLR low	6		6.5		ns
		CLK high or low	6.5		7.5		
t <sub>su</sub>	Setup time	Data before CLK↑	6.5		8.5		ns
		CLR inactive	3		3		
t <sub>h</sub>	Hold time	Data after CLK↑	–0.5		0		ns

## 6.7 Timing Requirements: V<sub>CC</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

			T <sub>A</sub> = 25°C		–40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLR low	5		5		ns
		CLK high or low	5		5		
t <sub>su</sub>	Setup time	Data before CLK↑	5		6		ns
		CLR inactive	2.5		2.5		
t <sub>h</sub>	Hold time	Data after CLK↑	0		0		ns



## 6.8 Timing Requirements: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

			$T_A = 25^\circ\text{C}$		$-40^\circ\text{C to } 125^\circ\text{C}$		UNIT
			MIN	MAX	MIN	MAX	
$t_w$	Pulse duration	CLR low	5		5		ns
		CLK high or low	5		5		
$t_{su}$	Setup time	Data before CLK $\uparrow$	4.5		4.5		ns
		CLR inactive	2.5		2.5		
$t_h$	Hold time	Data after CLK $\uparrow$	1		1		ns

## 6.9 Switching Characteristics: $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C to } 125^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$f_{max}$			$C_L = 15\text{ pF}$	55	105		50		MHz
			$C_L = 50\text{ pF}$	45	85		40		
$t_{pd}$	CLK	Q	$C_L = 15\text{ pF}$		9.2	17.6	1	21	ns
$t_{PHL}$	CLR	Q			8.6	16	1	18.5	
$t_{pd}$	CLK	Q	$C_L = 50\text{ pF}$		11.5	21.1	1	25	ns
$t_{PHL}$	CLR	Q			10.8	19.5	1	22.5	

## 6.10 Switching Characteristics: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C to } 125^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$f_{max}$			$C_L = 15\text{ pF}$	80	155		65		MHz
			$C_L = 50\text{ pF}$	50	120		45		
$t_{pd}$	CLK	Q	$C_L = 15\text{ pF}$		6.4	12.8	1	16	ns
$t_{PHL}$	CLR	Q			6	12.8	1	16	
$t_{pd}$	CLK	Q	$C_L = 50\text{ pF}$		8.3	16.3	1	19.5	ns
$t_{PHL}$	CLR	Q			7.9	16.3	1	19.5	

## 6.11 Switching Characteristics: $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C to } 125^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$f_{max}$			$C_L = 15\text{ pF}$	125	220		95		MHz
			$C_L = 50\text{ pF}$	85	165		65		
$t_{pd}$	CLK	Q	$C_L = 15\text{ pF}$		4.5	9	1	11.5	ns
$t_{PHL}$	CLR	Q			4.2	8.6	1	11	
$t_{pd}$	CLK	Q	$C_L = 50\text{ pF}$		6	11	1	13	ns
$t_{PHL}$	CLR	Q			5.8	10.6	1	13	

## 6.12 Noise Characteristics<sup>(1)</sup>

$V_{CC} = 3.3\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER				SN74LV164A-Q1			UNIT
				MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$				0.28	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$				-0.22	-0.8	V



$V_{CC} = 3.3\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	SN74LV164A-Q1			UNIT
	MIN	TYP	MAX	
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$		3.09		V
$V_{IH(D)}$ High-level dynamic input voltage	2.31			V
$V_{IL(D)}$ Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

## 6.13 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC}$	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 10\text{ MHz}$	3.3 V	48.1	pF
		5 V	47.5	




Figure 6-1. Typical Clear, Shift, and Clear Sequences



## 6.14 Typical Characteristics




Figure 6-2. TPD vs. Temperature at 3.3 V





Figure 6-3. TPD vs. V<sub>CC</sub> at 25°C



## 7 Parameter Measurement Information



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 3\text{ ns}$ ,  $t_f \leq 3\text{ ns}$ .
  - The outputs are measured one at a time, with one input transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

**Figure 7-1. Load Circuit and Voltage Waveforms**




## 8 Detailed Description

### 8.1 Overview

The SN74LV164A-Q1 devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V  $V_{CC}$  operation.

These devices feature NAND-gated serial (A and B) inputs and an asynchronous clear ( $\overline{CLR}$ ) input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

### 8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

### 8.3 Feature Description

The wide operating range allows the device to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

### 8.4 Device Functional Modes

**Table 8-1. Function Table<sup>(1)(2)</sup>**

INPUTS				OUTPUTS			
$\overline{CLR}$	CLK	A	B	$Q_A$	$Q_B$	...	$Q_H$
L	X	X	X	L	L		L
H	L	X	X	$Q_{A0}$	$Q_{B0}$		$Q_{H0}$
H	↑	H	H	H	$Q_{An}$		$Q_{Gn}$
H	↑	L	X	L	$Q_{An}$		$Q_{Gn}$
H	↑	X	L	L	$Q_{An}$		$Q_{Gn}$

- (1)  $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0}$  = the level of  $Q_A$ ,  $Q_B$ , or  $Q_H$ , respectively, before the indicated steady-state input conditions were established.
- (2)  $Q_{An}$ ,  $Q_{Gn}$  = the level of  $Q_A$  or  $Q_G$  before the most recent ↑ transition of the clock: indicates a 1-bit shift.



## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV164A-Q1 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates will minimize overshoot and undershoot on the outputs.

### 9.2 Typical Application




Figure 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- Recommended input conditions:
  - Rise time and fall time specs. See ( $\Delta t/\Delta V$ ) in [Recommended Operating Conditions](#).
  - Specified high and low level. See ( $V_{IH}$  and  $V_{IL}$ ) in [Recommended Operating Conditions](#).
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- Recommended output conditions:
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .



### 9.2.3 Application Curves



**Figure 9-2. Application Timing Diagram**

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [Recommended Operating Conditions](#). Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor and if there are multiple  $V_{CC}$  terminals then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.



## 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

### 11.2 Layout Example




Figure 11-1. Layout Example



## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LV164AQWBQARQ1</a>	Active	Production	WQFN (BQA)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVA164
SN74LV164AQWBQARQ1.A	Active	Production	WQFN (BQA)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVA164

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF SN74LV164A-Q1 :

- Catalog : [SN74LV164A](#)



NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV164AQBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV164AQBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0



## GENERIC PACKAGE VIEW

**BQA 14**

**WQFN - 0.8 mm max height**

2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4227145/A





4227062/B 09/2021

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# EXAMPLE BOARD LAYOUT

**BQA0014B**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



SOLDER MASK DETAILS

4227062/B 09/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



**BQA0014B**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
**BASED ON 0.125 MM THICK STENCIL**  
**SCALE: 20X**

EXPOSED PAD 15  
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4227062/B 09/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated