







SN74LV05A SCLS391K - APRIL 1998 - REVISED MARCH 2023

SN74LV05A Hex Inverters With Open-Drain Outputs

1 Features

- V_{CC} operation of 2 V to 5.5 V
- Typical V_{OLP} (output ground bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (output V_{OH} undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support mixed-mode voltage operation on all ports
- I_{off} supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- Electronic points of sale
- I/O modules: digital PLC/DCS inputs
- Motor drives and controls
- Servers
- Network switches
- Tests and measurements

3 Description

The SN74LV05A device contains six independent inverters designed for 2 V to 5.5 V V_{CC} operation.

This device performs the Boolean function $Y = \overline{A}$.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	DGV (TVSOP, 14)	3.60 mm × 4.40 mm
SN74LV05A	D (SOIC, 14)	8.65 mm × 3.91 mm
SIN/4LVUSA	NS (SO, 14)	10.30 mm × 5.30 mm
	PW (TSSOP, 14)	5.00 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.





Table of Contents

1 Features	1	8.1 Overview	9
2 Applications	1	8.2 Functional Block Diagram	9
3 Description	1	8.3 Feature Description	9
4 Revision History		8.4 Device Functional Modes	
5 Pin Configuration and Functions	3	9 Application and Implementation	10
6 Specifications		9.1 Application Information	
6.1 Absolute Maximum Ratings	4	9.2 Typical Application	
6.2 ESD Ratings		9.3 Power Supply Recommendations	
6.3 Recommended Operating Conditions		9.4 Layout	
6.4 Thermal Information		10 Device and Documentation Support	13
6.5 Electrical Characteristics	<mark>5</mark>	10.1 Documentation Support	13
6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2	V6	10.2 Receiving Notification of Documentation Upo	dates 13
6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3$		10.3 Support Resources	
6.8 Switching Characteristics, V _{CC} = 5 V ± 0.5 V		10.4 Trademarks	
6.9 Noise Characteristics		10.5 Electrostatic Discharge Caution	13
6.10 Operating Characteristics	7	10.6 Glossary	
6.11 Typical Characteristics		11 Mechanical, Packaging, and Orderable	
7 Parameter Measurement Information		Information	13
8 Detailed Description			
4 Revision History			
NOTE: Page numbers for previous revisions i	may differ fr	rom page numbers in the current version.	
Changes from Revision J (December 2014) to Revisio	on K (March 2023)	Page
•		ences throughout the document and removed	1
Changes from Revision I (April 2005) to Re	vision J ([December 2014)	Page
 Added Applications, Device Information ta 	ble, <i>Pin Fui</i>	nctions table, ESD Ratings table, Thermal Inform	ation



5 Pin Configuration and Functions




Figure 5-1. D, DGV, NS, or PW Package (Top View)

Table 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	1A	1	1A Input
2	1Y	0	1Y Output
3	2A	I	2A Input
4	2Y	0	2Y Output
5	3A	I	3A Input
6	3Y	0	3Y Output
7	GND	_	Ground Pin
8	4Y	0	4Y Output
9	4A	I	4A Input
10	5Y	0	5Y Output
11	5A	1	5A Input
12	6Y	0	6Y Output
13	6A	I	6A Input
14	V _{CC}	_	Power Pin

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	7	V	
VI	Input voltage range ⁽²⁾		-0.5	7	V	
Vo	Voltage range applied to any output in the	oltage range applied to any output in the high-impedance or power-off state ⁽²⁾				
Vo	Output voltage range ^{(2) (3)}	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V _I < 0		-20	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA	
	Continuous current through V_{CC} or GND	Continuous current through V _{CC} or GND				
TJ	Junction temperature		150	°C		
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Section 6.3* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
\/	High level input voltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V_{IH}	nigh-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
	High-level input voltage Low-level input voltage Input voltage Output voltage Low-level output current	V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
.,	Lave lavel inner well-	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage	,	0	5.5	V
Vo	Output voltage		0	5.5	V
		V _{CC} = 2 V		50	μA
	Lour lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

6.4 Thermal Information

		SN74LV05A							
	THERMAL METRIC ⁽¹⁾	D	DGV	NS	PW	UNIT			
			14 F	PINS					
R _{θJA}	Junction-to-ambient thermal resistance	94.9	130.4	91.4	122.6				
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56.3	53.4	49.0	51.3				
R _{0JB}	Junction-to-board thermal resistance	49.2	63.5	50.2	64.4	°C/W			
ΨЈТ	Junction-to-top characterization parameter	20.7	7.3	15.3	6.8				
ΨЈВ	Junction-to-board characterization parameter	48.9	62.8	49.8	63.8				

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{cc}	T	= 25°0	3	–40° 85°		-40°0 125		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	I _{OL} = 50 μA	2 V to 5.5 V			0.1		0.1		0.1		
V _{OL}	Low-level output voltage	I _{OL} = 2 mA	2.3 V			0.4		0.4		0.4	v
		I _{OL} = 6 mA	3 V			0.44		0.44		0.44	
		I _{OL} = 12 mA	4.5 V			0.55		0.55		0.6	
I _I	Input leakage current	V _I = 5.5 V or GND	0 to 5.5 V			±1		±1		±1	μА

6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{cc}	T _A = 25°C			–40°C to 85°C		-40°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
I _{CC}	Static supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5			20		20		20	μA
I _{off}	Input/Output PowerOff Leakage Current	V _I or V _O = 0 to 5.5 V	0			5		5		5	μA
Ci	Input capacitance V	V _I = V _{CC} or GND	3.3 V		2.5						pF

6.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	–40°C to	85°C	-40°C to	125°C	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	Α	V	C = 15 pE		3.6 ⁽¹⁾	10.4 ⁽¹⁾	1	13	1	13.5	no
t _{PHL}		Ť	$C_L = 15 pF$		5.8 ⁽¹⁾	12.2 ⁽¹⁾	1	15	1	16.5	ns
t _{PLH}	Α	V	C = 50 pE		6.1	15.2	1	18	1	18.5	no
t _{PHL}		I	C _L = 50 pF		8.1	16.6	1	19.5	1	21	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T,	T _A = 25°C			85°C	–40°C to	UNIT	
TAIVAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
t _{PLH}	۸	V	C ₁ = 15 pF		2.9 ⁽¹⁾	7.1 ⁽¹⁾	1	8.5	1	9	ns
t _{PHL}	Α	Ť	OL = 15 pr		4 ⁽¹⁾	7.1 ⁽¹⁾	1	8.5	1	9.5	113
t _{PLH}	۸	V	C = 50 pF		4.7	10.6	1	12	1	12.5	no
t _{PHL}	Α	Ţ	C _L = 50 pF		5.8	10.6	1	12	1	13	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T,	_A = 25°C		-40°C to	0°28 €	-40°C to	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	Α	V	C ₁ = 15 pF		2.2(1)	5.5 ⁽¹⁾	1	6.5	1	7	ns
t _{PHL}		T	OL = 13 pr		2.9 ⁽¹⁾	5.5 ⁽¹⁾	1	6.5	1	7.5	
t _{PLH}	Δ	V	$C_1 = 50 \text{ pF}$		3.4	7.5	1	8.5	1	9	ns
t _{PHL}	Α	•	оլ – 50 рі		4.2	7.5	1	8.5	1	9.5	113

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.9 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN	74LV05A		UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.55	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.04	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.12		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V

Product Folder Links: SN74LV05A

Submit Document Feedback

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C


PARAMETER	SI	174LV05A		UNIT	
FANAIWETEN	MIN	TYP	MAX	ONII	
V _{IL(D)} Low-level dynamic input voltage			0.97	V	

6.10 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Dower discinction conscitance	C _L = 50 pF	f = 10 MHz	3.3 V	2.5	pF
	Power dissipation capacitance		1 - 10 MHZ	5 V	3	

6.11 Typical Characteristics







Figure 6-2. TPD vs V_{CC} at 25°C



7 Parameter Measurement Information



- NOTES: A. C_L includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: $PRR \le 1$ MHz, $Z_O = 50 \Omega$, $t_f \le 3$ ns.
 - C. The outputs are measured one at a time, with one input transition per measurement.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LV05A device contains six independent inverters designed for 2-V to 5.5-V V_{CC} operation.

This device performs the Boolean function $Y = \overline{A}$.

The open-drain outputs require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low, wired-OR or active-high wired-AND functions.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

- · Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

8.4 Device Functional Modes

Table 8-1. Function Table (Each Inverter)

INPUT ⁽¹⁾	OUTPUT ⁽²⁾ Y
Н	L
L	н

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

SN74LV05A is a low-drive, open-drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5-V tolerant and the outputs are open-drain and 5.5-V tolerant, allowing it to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Section 6.3 table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Section 6.3 table.



- Inputs are overvoltage tolerant allowing them to go as high as 5.5~V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed 35 mA per output and 50 mA total for the part.

9.2.3 Application Curves



9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 9-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

9.4.2 Layout Example




Figure 9-3. Layout Diagram

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV05A	Click here	Click here	Click here	Click here	Click here	

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

31-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74LV05AD	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 125	LV05A
SN74LV05ADGVR	Active	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A
SN74LV05ADGVR.A	Active	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A
SN74LV05ADR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A
SN74LV05ADR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A
SN74LV05ADR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A
SN74LV05ANSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV05A
SN74LV05ANSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV05A
SN74LV05APW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	LV05A
SN74LV05APWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(L05A, LV05A)
SN74LV05APWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(L05A, LV05A)
SN74LV05APWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(L05A, LV05A)
SN74LV05APWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A
SN74LV05APWT	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	LV05A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 31-Jul-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV05ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV05ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV05ANSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV05APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV05APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV05ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV05ADR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LV05ANSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74LV05APWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74LV05APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated