

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Dependable Texas Instruments Quality and Reliability


DEVICE	A OUTPUT	B OUTPUT	LOGIC
'LS651	3-State	3-State	Inverting
'LS652	3-State	3-State	True
'LS653	Open-collector	3-State	Inverting

#### description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and  $\overline{G}BA$  are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS651, 'LS652, and 'LS653.








SN54LS'...FK PACKAGE
(TOP VIEW)




NC - No internal connection




REAL-TIME TRANSFER BUS A TO BUS B



SDLS191A - JANUARY 1981 - REVISED DECEMBER 2000





TRANSFER STORED DATA TO A AND/OR B

Data on the A or B data bus, or both, can be stored in the internal D flip-flop by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB or SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\overline{G}BA$ . In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54LS651 through SN54LS653 are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to 125 °C. The SN74LS651 through SN74LS653 are characterized for operation from 0 °C to 70 °C.

#### **FUNCTION TABLE**


		INP	UTS			DAT	A I/O*	OPERATION C	R FUNCTION
GAB	ĞВА	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS651, 'LS653	'LS652, 'LS654
L	Н	H or L	H or L	Х	Х	1	1	Isolation	Isolation
L	Н	†	1	Х	X	Input	Input	Store A and B Data	Store A and B Data
X	Н	†	H or L	Х	Х	Input	Not specified	Store A, Hold B	Store A, Hold B
Н	Н	1	†	Х	X	Input	Output	Store A in both registers	Store A in both registers
L	Х	H or L	†	Х	Х	Not specified	Input	Hold A, Store B	Hold A, Store B
L	L	†	†	Х	Х	Output	Input	Store B in both registers	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
Н	Н	Х	X	L	Х	Input	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
Н	Н	HorL	X	Н	Х	Прис	Output	Stored A Data to B Bus	Stored A Data to B Bus
Н.	· L	Horl	H or L	Н	н	Output	Output	Stored A Data to B Bus and	Stored A Data to B Bus and
	-	1101 2				Output	Output	Stored B Data to A Bus	Stored B Data to A Bus

<sup>\*</sup> The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.




# logic diagrams (positive logic)

#### 'LS651, 'LS653



#### 'LS652





Pin numbers shown are for DW, JT or NT packages.




SDLS191A - JANUARY 1981 - REVISED DECEMBER 2000

#### logic symbols†







<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, or NT packages.



## SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 - JANUARY 1981 - REVISED MARCH 1988

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	1
Input voltage: Control inputs	1
I/O ports	
Operating free-air temperature range: SN54LS651, SN54LS652 $-55^{\circ}$ C to $125^{\circ}$	С
SN74LS651, SN74LS652	3
Storage temperature range $\dots - 65^{\circ}C$ to $150^{\circ}$	С

### recommended operating conditions

				N54LS6 N54LS6			N74LS6		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	ONT
Vcc	Supply voltage		4.5	5	5,5	4.75	5	5.25	V
VIH	High-level input voltage		2	-		2			V
VIL	Low-level input voltage				0.7			0.8	V
ТОН	High-level output current				- 12			15	mA
loL	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
tw	Pulse duration	CBA or CAB low	15			15			ns
		Data high or low	15			15			
t <sub>su</sub>	Setup time before CAB† or CBA†	A or B	15			15			ns
th	Hold time after CAB† or CBA†	A or B	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P.A	ARAMETER	Т	EST CONDITIO	nst	Si	N54LS65	52	SN	174LS65	52	UNIT
Vuc		V MIN	1 10 - 1		MIN	TYP‡		MIN	TYP‡		
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA		<u> </u>		- 1.5			- 1.5	V
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = - 3 mA	2.4	3.4		2.4	3.4		1
Vон		$V_{II} = MAX,$	- 111	I <sub>OH</sub> = - 12 mA	2						V
		1		l <sub>OH</sub> = - 15 mA				2			
VOL		V <sub>CC</sub> = MIN,	$V_{IH} = 2 V$	IOL = 12 mA		0.25	0.4		0.25	0.4	V
101		VIL = MAX,		IOL = 24 mA					0.35	0.5	1 °
I <sub>f</sub>	Control inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	
''	A or B ports	$V_{CC} = MAX$ ,	V <sub>1</sub> = 5.5 V				0.1			0.1	mA
ΙΉ	Control inputs	V MAY	V = 0.7.V				20			20	
'IH	A or B ports¶	VCC = MAX,	$V_1 = 2.7 \text{ V}$				20			20	μA
1	Control inputs	VMAY	V = 0.4 V				- 0.4			- 0.4	
IIL	A or B ports¶	V <sub>CC</sub> = MAX,	V j = 0.4 V				- 0.4			- 0.4	mA
los§		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0 V		- 40		- 225	- 40		- 225	mA
				Outputs high		95	145		95	145	
	LS651			Outputs low		103	165		103	165	1
las		\/a== MAY		Outputs disabled		103	165		103	165	1 .
l icc	'cc	V <sub>CC</sub> = MAX		Outputs high		95	145		95	145	mA
	LS652			Outputs low		103	165		103	165	1
				Outputs disabled		120	180		120	180	1

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>\</sup>P$  For I/O ports, the parameters I $_{IH}$  and I $_{IL}$  include the off-state output current.



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\$}$  Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 - JANUARY 1981 - REVISED MARCH 1988


## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM	то	TEST COME	NITIONS		'LS651			LS652		
	(INPUT)	(OUTPUT)	IESI CONL	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	דומט
<sup>t</sup> PLH	Clock	Bus				14	24		15	25	ns
tPHL	GIOCK	bus				23	35		24	36	ns
<sup>t</sup> PLH	Bus	Bus				9	18		12	18	ns
<sup>t</sup> PHL	Dus	Bus				20	30		13	20	ns
<sup>t</sup> PLH	Select, with					31	.47		23	35	ns
<sup>t</sup> PHL	bus input high <sup>†</sup>	0	R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 45 pF,		22	33		21	32	ns
<sup>t</sup> PLH	Select, with	Bus	See Note 2	-	23	35		33	50	ns	
<sup>t</sup> PHL	low†					19	30		15	23	ns
<sup>t</sup> PZH	Ğва	A Bus				29	44		30	45	ns
<sup>t</sup> PZL	GBA	A Bus				40	60		36	54	ns
<sup>t</sup> PZH	GAB	B Bus				19	29		20	30	ns
<sup>t</sup> PZL	GAB	b bus				26	40		25	38	ns
<sup>t</sup> PHZ	Ğва	Δ Β			1	25	. 38		25	38	ns
<sup>t</sup> PLZ	GBA	A Bus	$R_L = 667 \Omega$ ,	Cլ = 5 pF,		19	30		19	30	ns
<sup>t</sup> PHZ	GAB	P. P.us	See Note 2			25	38		25	38	ns
<sup>t</sup> PLZ	GAB	B Bus				19	30		19	30	ns

tpLH = propagation delay time, low-to-high-level output.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs



tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level

tpHZ = output disable time from high level

tpLZ = output disable time from low level tpLZ = output disab

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage: All inputs and A I/O ports
B I/O ports
Operating free-air temperature range: SN54LS65355°C to 125°C
SN74LS653 0°C to 70°C
Storage temperature range65°C to 150°C

#### recommended operating conditions

			s	N54LS6	553	SI	N74LS6	53	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			8.0	V
Voн	High-level output voltage	A ports			5.5			5.5	V
Іон	High-level output current	B ports		,	- 12			- 15	mA
loL	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
t <sub>W</sub>	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			
t <sub>su</sub>	Setup time	A or B	15	-		15			ns
-su	before CAB↑ or CBA↑	7, 6, 5							
t.	Hold time	A or B	0			0			ns
th	after CAB† or CBA†	7013	0						
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	Т	EST CONDITIO	<sub>NS</sub> †	SI	N54LS6	53	s	N74LS6	553	UNIT	
					MIN	TYP‡	MAX	MIN TYP# MAX		MAX		
VIK		V <sub>CC</sub> = MIN,	I <sub>1</sub> = - 18 mA				- 1.5			- 1.5	V	
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = - 3 mA	2.4	3.4		2.4	3,4			
Voн	B ports	VIL = MAX		IOH = - 12 mA	2						V	
				10H = - 15 mA				2			İ	
ЮН	A ports	V <sub>CC</sub> = MIN,	$V_{OH} = 5.5 V$				0.1			0.1	mA	
Val		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	V	
VOL		VIL = MAX		IOL = 24 mA					0.35	0.5	1 *	
1 <sub>1</sub>	Control inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mA	
'1	A or B ports	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				0.1			0.1	1111/	
Leve	Control inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ	
ΙΗ	A or B ports	VCC - WAX,	V   - 2.7 V				20			20	μ^	
IL	Control inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA	
11	A or B ports¶	VCC - WAX,					- 0.4			- 0.4	]	
los§	B ports	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0 V		- 40		- 225	- 40		- 225	mA	
				Outputs high		95	145		95	145		
	LS653			Outputs low		103	165		103	165		
Icc		V <sub>CC</sub> = MAX		Outputs disabled		103	165		103	165	mA	
.00		T CC - WAX		Outputs high		95	145		95	145	] '''^	
	LS654			Outputs low		105	170		105	170		
				Outputs disabled		120	180		120	180		

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $^{\ddagger}$  All typical values are at  $V_{CC} = 5$  V,  $T_{A} = 25$  °C.

 $<sup>\</sup>P$  For I/O ports, the parameters  $I_{\mbox{\scriptsize IH}}$  and  $I_{\mbox{\scriptsize IL}}$  include the off-state output current.




Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	СВА	A D			25	38	
tPHL	СВА	A Bus			26	39	ns
tPLH	САВ	B Bus	- -		15	23	
tpHL	CAB	B bus			24	36	ns
<sup>t</sup> PLH	A Bus	B Bus	1		10	18	
t <sub>PHL</sub>	// Dus	D Dus			20	30	กร
<sup>t</sup> PLH	B Bus	A Bus			21	32	
<sup>t</sup> PHL	5 543	A Dus			16	24	ns
<sup>t</sup> PLH	SBA†	A D	$R_L = 667 \Omega$ , $C_L = 45 pF$ ,		38	57	
<sup>t</sup> PHL	(with B high)	A Bus	See Note 2		26	39	ns
tplH	SBA <sup>†</sup>		1		34	51	
<sup>t</sup> PHL	(with B low)	A Bus			23	35	ns
<sup>t</sup> PLH	SAB <sup>†</sup>		1		32	48	
t <sub>PHL</sub>	(with A high)	B Bus			22	33	ns
tPLH	SAB <sup>†</sup>		-				
tPHL	(with A low)	B Bus			24	36 30	ns
tPLH			1		23	35	
tPHL	Ğва	A Bus			37	55	ns
<sup>t</sup> PZH	0.15				19	29	
tPZL	GAB	B Bus	$R_L = 667 \Omega$ , $C_L = 5 pF$ ,		25	38	ns
<sup>t</sup> PHZ	CAR	5.5	See Note 2		26	39	
tPLZ	GAB	B Bus			19	29	ns

<sup>&</sup>lt;sup>†</sup>These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

### schematics of inputs and outputs



www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LS652DW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS652
SN74LS652DW.A	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS652

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS652DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LS652DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated