

# SN54LS846 THRU SN54LS649 SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004


- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil-Wide Plastic and Ceramic DIPs, Ceramic Chip Carriers, and Plastic "Small Outline" Packages
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting



## description

These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

SN54LS'...JT PACKAGE  
SN74LS'...DW OR NT PACKAGE  
(TOP VIEW)




SN54LS'...FK PACKAGE  
(TOP VIEW)



(21)	(3)	(1)	(23)	(2)	(22)
$\overline{G}$	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER  
BUS B TO BUS A



(21)	(3)	(1)	(23)	(2)	(22)
$\overline{G}$	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER  
BUS A TO BUS B



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

# SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649


## OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004



(21)	(3)	(1)	(23)	(2)	(22)
$\bar{G}$	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM  
A, B, OR A AND B



(21)	(3)	(1)	(23)	(2)	(22)
$\bar{G}$	DIR	CAB	CBA	SAB	SBA
L	L	X	Hor L	X	H
L	H	Hor L	X	H	X

TRANSFER  
STORED DATA  
TO A OR B

Enable ( $\bar{G}$ ) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable  $\bar{G}$  is active (low). In the isolation mode (control  $\bar{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54' family is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74' family is characterized for operation from  $0^{\circ}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE



INPUTS						DATA I/O†		OPERATION OR FUNCTION	
$\bar{G}$	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	LS646, LS647	LS648, LS649
X	X	↑	X	X	X	Input	Not specified	Store A, B unspecified	Store A, B unspecified
X	X	X	↑	X	X	Not specified	Input	Store B, A unspecified	Store B, A unspecified
H	X	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time $\bar{B}$ Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored B Data to A Bus	Stored $\bar{B}$ Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time $\bar{A}$ Data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored A Data to B Bus	Stored $\bar{A}$ Data to B Bus

† The data output functions may be enabled or disabled by various signals at the  $\bar{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

# SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004

logic diagrams (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

# SN54LS646, SN54LS647, SN74LS646, SN74LS647

## OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004

logic symbols<sup>†</sup>




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

# SN54LS648, SN54LS649, SN74LS648, SN74LS649

## OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004





logic symbols<sup>†</sup> (continued)



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

**SN54LS646 THRU SN54LS649**  
**SN74LS646 THRU SN74LS649**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
SDLS190A – DECEMBER 1982 – REVISED MAY 2004

schematics of inputs and outputs



# SN54LS646, SN54LS648, SN74LS646, SN74LS648

## OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54LS646, SN54LS648	– 55°C to 125°C
SN74LS646, SN74LS648	0°C to 70°C
Storage temperature range	– 65°C to 150°C

recommended operating conditions

			SN54LS646/648			SN74LS646/648			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.75	5	5.25	V		
V <sub>IH</sub>	High-level input voltage		2			2			V		
V <sub>IL</sub>	Low-level input voltage				0.5			0.6	V		
I <sub>OH</sub>	High-level output current				− 12			− 15	mA		
I <sub>OL</sub>	Low-level output current				12			24	mA		
t <sub>w</sub>	Pulse duration	CBA or CAB high	15			15			ns		
		CBA or CAB low	30			30					
		Data high or low	30			30					
t <sub>su</sub>	Setup time before CAB↑ or CBA↓	A or B	15			15			ns		
t <sub>h</sub>	Hold time after CAB↑ or CBA↓	A or B	0			0			ns		
T <sub>A</sub>	Operating free-air temperature		− 55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS646/648		SN74LS646/648		UNIT		
				MIN	TYP‡	MAX	MIN		TYP‡	MAX
V <sub>IK</sub>		V <sub>CC</sub> = MIN, I <sub>I</sub> = – 18 mA		– 1.5		– 1.5		V		
Hysteresis (V <sub>T+</sub> – V <sub>T–</sub> )	A or B input	V <sub>CC</sub> = MIN		0.1	0.4	0.2	0.4	V		
V <sub>OH</sub>		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX		I <sub>OH</sub> = – 3 mA		2.4	3.4	2.4	3.4	V
				I <sub>OH</sub> = – 12 mA		2				
				I <sub>OH</sub> = – 15 mA				2		
V <sub>OL</sub>		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX		I <sub>OL</sub> = 12 mA		0.25	0.4	0.25	0.4	V
				I <sub>OL</sub> = 24 mA				0.35	0.5	
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		0.1		0.1		mA		
	A or B ports	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		0.1		0.1				
I <sub>IH</sub>	Control inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20		20		μA		
	A or B ports‡			20		20				
I <sub>IL</sub>	Control inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		– 0.4		– 0.4		mA		
	A or B ports‡			– 0.4		– 0.4				
I <sub>OS</sub> §		V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V		– 40	– 225	– 40	– 225	mA		
I <sub>CC</sub>	LS646	V <sub>CC</sub> = MAX		Outputs high		91	145	91	145	mA
				Outputs low		103	165	103	165	
				Outputs disabled		103	165	103	165	
	LS648			Outputs high		91	145	91	145	
				Outputs low		103	165	103	165	
				Outputs disabled		120	180	120	180	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.



# SN54LS646, SN54LS648, SN74LS646, SN74LS648

## OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS646			'LS648			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	CAB or CBA	A or B	R <sub>L</sub> = 667 Ω,      C <sub>L</sub> = 45 pF, See Note 2	15	25	15	25	ns		
t <sub>PHL</sub>				23	35	24	40	ns		
t <sub>PLH</sub>	A or B	B or A		12	18	12	18	ns		
t <sub>PHL</sub>				13	20	15	25	ns		
t <sub>PLH</sub>	SAB or SBA† with Bus input high	A or B		26	40	37	55	ns		
t <sub>PHL</sub>				21	35	24	40	ns		
t <sub>PLH</sub>	SAB or SBA† with Bus input low	A or B		33	50	26	40	ns		
t <sub>PHL</sub>				14	25	23	40	ns		
t <sub>PZH</sub>	$\overline{G}$	A or B	33	55	30	50	ns			
t <sub>PZL</sub>			42	65	37	55	ns			
t <sub>PZH</sub>	DIR	A or B	28	45	23	40	ns			
t <sub>PZL</sub>			39	60	30	45	ns			
t <sub>PHZ</sub>	$\overline{G}$	A or B	23	35	28	45	ns			
t <sub>PLZ</sub>			22	35	22	35	ns			
t <sub>PHZ</sub>	DIR	A or B	20	30	24	35	ns			
t <sub>PLZ</sub>			19	30	19	30	ns			

† These parameters are measured with the internal output state of the storage register opposite to that of the input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS647, SN54LS649, SN74LS647, SN74LS649

## OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (control inputs)	7 V
Off-state output voltage (A and B ports)	5.5 V
Operating free-air temperature range: SN54LS647, SN54LS649	– 55°C to 125°C
SN74LS647, SN74LS649	– 0°C to 70°C
Storage temperature range	– 65°C to 150°C

### recommended operating conditions

		SN54LS647 SN54LS649			SN74LS647 SN74LS649			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V		
V <sub>IH</sub>	High-level input voltage	2			2			V		
V <sub>IL</sub>	Low-level input voltage			0.5			0.6	V		
V <sub>OH</sub>	High-level output voltage			5.5			5.5	V		
I <sub>OL</sub>	Low-level output voltage			12			24	mA		
t <sub>w</sub>	Pulse duration	CBA or CAB high			15			ns		
		CBA or CAB low			30					
		Data high or low			30					
t <sub>su</sub>	Setup time before CAB ↑ or CBA ↑	A or B			15			ns		
t <sub>h</sub>	Hold time after CAB ↑ or CBA ↑	A or B			0			ns		
T <sub>A</sub>	Operating free-air temperature	− 55			125			0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS647 SN54LS649		SN74LS647 SN74LS649		UNIT
				MIN	TYP‡	MAX	MIN	
V <sub>IK</sub>		V <sub>CC</sub> = MIN, I <sub>I</sub> = − 18 mA		− 1.5		− 1.5		V
Hysteresis (V <sub>T+</sub> − V <sub>T−</sub> )	A or B input	V <sub>CC</sub> = MIN		0.1	0.4	0.2	0.4	V
I <sub>OH</sub>		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V		0.1		0.1		mA
V <sub>OL</sub>		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX		0.25 0.4 I <sub>OL</sub> = 12 mA I <sub>OL</sub> = 24 mA		0.25 0.4 0.35 0.5		V
I <sub>I</sub>	A or B	V <sub>CC</sub> = MAX		0.1		0.1		mA
	All others			0.1		0.1		
I <sub>IH</sub>		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20		20		μA
I <sub>IL</sub>		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		− 0.4		− 0.4		mA
I <sub>CC</sub>	'LS647	V <sub>CC</sub> = MAX, Outputs open	Outputs high	79	130	79	130	mA
			Outputs low	94	150	94	150	
	'LS649	V <sub>CC</sub> = MAX, Outputs open	Outputs high	79	130	79	130	
			Outputs low	94	150	94	150	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

# SN54LS647, SN54LS649, SN74LS647, SN74LS649

## OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

SDLS190A – DECEMBER 1982 – REVISED MAY 2004

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS647			'LS649			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	CAB or CBA	A or B	R <sub>L</sub> = 667 Ω,    C <sub>L</sub> = 45 pF, See Note 2	22		35	17		30	ns
t <sub>PHL</sub>				28		45	28		45	ns
t <sub>PLH</sub>	A or B	B or A		17		26	15		25	ns
t <sub>PHL</sub>				18		27	20		30	ns
t <sub>PLH</sub>	SAB or SBA† with Bus input high	A or B		33		50	37		55	ns
t <sub>PHL</sub>				29		45	28		45	ns
t <sub>PLH</sub>	SAB or SBA† with Bus input low			39		60	30		45	ns
t <sub>PHL</sub>				19		30	26		40	ns
t <sub>PLH</sub>	G	A or B		25		40	21		40	ns
t <sub>PHL</sub>				33		50	34		50	ns
t <sub>PLH</sub>	DIR			23		35	19		30	ns
t <sub>PHL</sub>				25		40	27		45	ns

† These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LS646DW</a>	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS646
SN74LS646DW.A	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS646


- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TUBE




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LS646DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LS646DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated