
SDLS190A - DECEMBER 1982 - REVISED MAY 2004


- · Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil-Wide Plastic and Ceramic DIPs, Ceramic Chip Carriers, and Plastic "Small Outline" Packages
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC
'L\$646	3-State	True
'L\$647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting


description


These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.





SN54LS'...FK PACKAGE (TOP VIEW)









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004





Enable (G) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode (control \overline{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0° to 70°C.


FUNCTION TABLE


	•••	INPUT	rs			DATA	4 I/O [†]	OPERATION	OR FUNCTION
G	DIR	ÇAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	LS646, LS647	LS648, LS649
×	Х	†	×	X	Х	Input	Not specified	Store A, B unspecified	Store A, B unspecified
×	X	x	, †	Х	Х	Not specified	Input	Stare B, A unspecified	Store B, A unspecified
H	Х	t	†	Х	Х	1	1	Store A and B Data	Store A and B Data
Н	Х	H or L	HorL	Х	Х	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	Х	Х	X	L	8		Reat-Time 8 Data to A Bus	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Η	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
L	н	Х	X	L	×	I a a u t	0	Real-Time A Data to B Bus	Real-Time A Data to B Bus
L_	Н	H or L	X	Н	X	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus

 $^{^{\}dagger}$ The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.



logic diagrams (positive logic)






Pin numbers shown are for DW, JT, and NT packages.




logic symbols†



 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



logic symbols † (continued)





 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.





SDLS190A - DECEMBER 1982 - REVISED MAY 2004

schematics of inputs and outputs









SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		 7 V
Input voltage: Control inputs		 7 V
1/0 ports		 5.5 V
Operating free-air temperature range:	SN54LS646, SN54LS648	 – 55°C to 125°C
	SN74LS646, SN74LS648	
Storage temperature range		— 65°C to 150°C

recommended operating conditions

			SN	54L\$646	5/648	SN	4LS64	3/648	LINIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage		2			2			V
VIL	Low-lever input voltage			-	0.5			0.6	V
ф	High-level output current				- 12			- 15	mA
IOL	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
t _w	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30		•	
	Setup time	A == 0							
t _{su}	before CAS1 or CBA1	A or B	15			15			ns
	Hold time	A - B							
th	after CAB† or CBA†	A or B	0		1	0			ns
Тд	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	1676D		TEST CONDIT	lowet	SN5	i4LS646	/648	SN7	4LS646	/648	UNIT
PARAN	IETEK	<u> </u>	TEST CONDIT	IUNSI	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK		V _{CC} = MIN,	I _i = — 18 mA				- 1.5			- 1.5	V
Hysteresis	A or B	VCC = MIN			0.1	0.4		0.2	0.4		٧
		V _{CC} = MIN,	V = 2 V	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		
∨он		VIL = MAX	VIH - 2 V,	I _{OH} = - 12 mA	2						V
		VIL = WIAA		I _{OH} = - 15 mA				2	1 11 11		
Vol		VCC = MIN,	$V_{IH} = 2 V$,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
- VOL		V _{IL} = MAX		I _{OL} = 24 mA					0.35	0.5	· · ·
I _I	Control inputs	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mΑ
'I	A or B parts	V _{CC} = MAX,	V ₁ = 5.5 V				0.1			0.1	13115
¹ 1H	Control inputs	V _{CC} = MAX,	V. = 27 V			_	20			20	μА
'IH	A or B ports	· CC MAX,	V 2., V				20			20	μΑ.
IIL	Control inputs	V _{CC} = MAX,	V1 = 0.4 V				-0.4			- 0.4	mA
-16	A or B ports	* CC = IHIAX,	¥ - 0: ¥				- 0.4			0.4	
los §		V _{CC} = MAX,	VO = 0 V		– 40		- 225	- 40		- 225	mΑ
				Outputs high		91	145		91	145	
	∟\$646			Outputs low		103	165		103	165	
lee	lcc	Vcc = MAX		Outputs disabled		103	165	<u> </u>	103	165	mA
-00		, CC IIIAX		Outputs high		91	145		91	145	
	L5648			Outputs low		103	165		103	165	
				Outputs disabled		120	180		120	180	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $[\]P$ For I/O ports, the parameters $I_{\mbox{\scriptsize IH}}$ and $I_{\mbox{\scriptsize IL}}$ include the off-state output current.

SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDLS190A - DECEMBER 1982 - REVISED MAY 2004

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	FROM	то		′LS6	46	'L\$648		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TY	P MAX	MIN TYP	MAX	UNIT
[‡] PLH	CAB or CBA	A or B		1	5 25	15	25	ns
tPHL	CAD OF CDA	A Ur B		2	3 35	24	40	ns
tPLH	A or B	B or A		1	2 18	12	18	ns
tPHL.	AOIB	B 01 X		1	3 20	15	25	กร
₹PLH	SAB or SBA [†] with Bus			2	6 40	37	55	ns
tPHL	input high	A or B	R _L = 667 Ω, C _L = 45 pF,	2	1 35	24	40	กร
^t PLH	SAB or SBA [†] with Bus	A 01 B	See Note 2	3	3 50	26	40	ns
[†] PHL	input low			1	4 25	23	40	nş
^t PZH	<u> </u>			3	3 55	30	50	ns
^t PZL]	AorB		4	2 65	37	55	ns
^t PZH	D.E.	AUIB		2	8 45	23	40	ПŠ
tPZL	DIR			3	9 60	30	45	nş
[‡] PHZ	G			2	3 35	28	45	ns
tPLZ	G	A or B	RL=667Ω, CL=5pF,	2	2 35	22	35	ns
TPHZ	DIR	AUFB	See Note 2	2	0 30	24	35	nŝ
^t PLZ	J 510			1	9 30	19	30	ns

[†] These parameters are measured with the internal output state of the storage register opposite to that of the input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage (control inputs)	
	5.5 V
Operating free-air temperature range: SN54LS647,	SN54LS649 – 55°C to 125°C
SN74LS647,	$5N74LS649 \dots -0^{\circ}C$ to $70^{\circ}C$
Storage temperature range	-65° C to 150° C

recommended operating conditions

				N64LS6		_	N74LS6		
			S	N54LS6	49	s	N74LS6	49	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage			•	0.5			0.6	V
∨он	High-level output voltage				5.5			5.5	V
OL	Low-level output voltage				12			24	mA
		CBA or CAB high	15			15			
tw	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			
t _{su}	Setup time before CAB† or CBA†	A or B	15			15			ns
•	Hold time	A D			-	_			
th	after CAB† or CBA†	A or B	0			0			ns ns
T_A	Operating free-air tempera	ure	- 55		125	0	_	70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAM	IETER	TEST CONDITI	ONS [†]	-	N54LS6 N54LS6		l	N74LS6 N74LS6		UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		V _{CC} = MIN, I ₁ = - 18 mA				- 1.5			- 1.5	٧
Hysteresis (V _{T+} -V _{T-})	A or B input	V _{CC} = MIN		0.1	0.4		0.2	0.4		٧
łон		V _{CC} = MIN, V _{IH} = 2 V, V _{OH} = 5.5 V	VIL = MAX,			0.1			0.1	mA
Vai		VCC = MIN, VIH = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL		VIL = MAX	IOL = 24 mA	1				0.35	0.5	V
1,	A or B	V _{CC} = MAX	V ₁ = 5.5 V			0.1			0.1	mA
11	All others	CC - MAX	V1 = 7 V			0.1			0.1	ma :
ЧН		V _{CC} = MAX, V _I = 2.7 V				20			20	μΑ
HE		V _{CC} = MAX, V ₁ = 0.4 V				- 0.4	Γ		- 0.4	mA
	'LS647)/MAY Output	Outputs high		79	130		79	130	
las	20047	V _{CC} = MAX, Outputs open	Outputs low		94	150	I	94	150	
cc	'LS649	VCC = MAX, Outputs open	Outputs high		79	130		79	130	mΑ
	20049	VCC - MAX, Outputs open	Outputs low		94	150		94	150	

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



I All typical values are at V_{CC} = 5 V, T_{A} = 25° C.

SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS SDLS190A - DECEMBER 1982 - REVISED MAY 2004

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM	TO	TEST COMPLETIONS		'LS647			L\$649		
TATAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	TINU
†PLH	CAB or CBA	A or B			22	35		17	30	ns
t _{PHL}	CAB OF CBA	AOIB			28	45		28	45	กร
tPLH	AprB	B or A			17	26		15	25	ns
^t PHL	70.0	B 01 A	f		18	27		20	30	ns
^t PLH	SAB or SBAT				33	50	_	37	55	ns
^t PHL	with Bus input high	A or B	RL=667Ω, CL=45pF,		29	45		28	45	ns
†PLH	SAB or SBAT	A Or B	See Note 2		39	60		30	45	ns
^t PHL	with Bus input low				19	30		26	40	ns
[‡] PLH	G				25	40		21	40	ns
^t PHL	"	A B			33	50		34	50	ns
tPLH_	DIR	A or B	m.		23	35		19	30	ns
^T PHL					25	40		27	45	ns

 $^{^{\}dagger}$ These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LS646DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS646
SN74LS646DW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS646

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS646DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LS646DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated