'290, 'LS290 . . . DECADE COUNTERS
'293, 'LS293 . . . 4-BIT BINARY COUNTERS

 GND and V_{CC} on Corner Pins (Pins 7 and 14 Respectively)

description


The SN54290/SN74290, SN54LS290/SN74LS290, SN54293/SN74293, and SN54LS293/SN74LS293 counters are electrically and functionally identical to the SN5490A/SN7490A, SN54LS90/SN74LS90, SN5493A/SN7493A, and SN54LS93/SN74LS93, respectively. Only the arrangement of the terminals has been changed for the '290, 'LS290, '293, and 'LS293.

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '290 and 'LS290 and divide-by-eight for the '293 and 'LS293.


All of these counters have a gated zero reset and the '290 and 'LS290 also have gated set-to-nine inputs for use in BCD nine's complement applications.


To use the maximum count length (decade or four-bit binary) of these counters, the B input is connected to the Ω_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-byten count can be obtained from the '290 and 'LS290 counters by connecting the Ω_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Ω_A .

SN54290, SN54LS290, SN54293, SN54LS293 . . . J OR W PACKAGE SN74290, SN74293 . . . N PACKAGE SN74LS290, SN74LS293 . . . D OR N PACKAGE (TOP VIEW)




SN54LS290, SN54LS293 . . . FK PACKAGE (TOP VIEW)





NC - No internal connection

logic symbols†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



'290, 'LS290 BCD COUNT SEQUENCE (See Note A)

•				
COUNT		OUT	PUT	
COONT	a_{D}	αç	αB	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	Н	L	L
5	L	н	L	н
6	L	Н	н	L
7	L	Н	н	н
8	н	L	L	L
9	н	L	L	н

'290, 'LS290 BI-QUINARY (5-2) (See Note B)

,,	GG 14	0.0	٠,	
COUNT		OUT	PUT	
COUNT	QA	σ_{D}	αc	σ_{B}
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	Н	н
4	L	н	L	L
5	н	L	L	L
6	н	L	L	н
7	н	L	Н	L
8	н	L	Н	Н
9	н	н	L	L

'290, 'LS290 RESET/COUNT FUNCTION TABLE

	RESET	INPUTS	3	•	TUC	PUT	
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	R ₉₍₂₎	QD	α_{C}	αB	QA
Н	Н	L	X	L	L	L	L
н	н	×	L	L	L	L	L
х	×	н	н	н	L	L	н
х	L	×	L		co	UNT	
L	×	L	Х		CO	UNT	
L	×	×	L		СО	UNT	
х	L	L	X		СО	UNT	


'293, 'LS293
RESET/COUNT FUNCTION TABLE

RESET	INPUTS		OUT	PUT	
R ₀₍₁₎	R ₀₍₂₎	αp	QC	αB	QA
н	н	L	L	L.	L
L	×		CO	TNL	
×	L		COL	TNL	

'293, 'LS293 COUNT SEQUENCE (See Note C)

COUNT		TUO	PUT	
000.41	a_{D}	α_{C}	α_{B}	QA
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	н	Н	н
8	н	L	L	L
9	н	L	L	Н
10	н	L	Н	L
11	н	L	Н	Н
12	H	н	L	L
13	н	н	L	Н
14	н	н	н	L
15	н	н	н	Н

logic diagrams (positive logic)



NOTES: A. Output Ω_A is connected to input B for BCD count.

C. Output Q_A is connected to input B. D. H = high level, L = low level, X = irrelevant

B. Output QD is connected to input A for bi-quinary


'293, 'LS293


Pin numbers shown are for D, J, N, and W packages.

The J and K inputs shown without connection are for reference only and are functionally at a high level.



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													•	7 V
Input voltage													. 5.	5 V
Interemitter voltage (see Note 2)														
Operating free-air temperature range:	SN54	' Circuit	s .								–55°	'C t	o 12!	5°C
	SN74	' Circuit	s.								. (o°C	to 70	0°C
Storage temperature range											–65°	C t	o 150	o°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '290 circuit, it also applies between the two R9 inputs.

recommended operating conditions

			SN5	4'		SN74	,	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μА
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHz
Count frequency, f _{count}	B input	0		16	0		16	IVITIZ
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	15		-	15			
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					o.t		′290			'293		UNIT
	PARAMETER		TEST CONI	DITION	S'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.8			0.8	V
VIK	Input clamp voltage		VCC = MIN, I	= -12	mA			-1.5			-1.5	V
V _{OH}	High-level output voltage		V _{CC} = MIN, V V _{IL} = 0.8 V, I ₀			2.4	3.4		2.4	3.4	-	V
VOL	Low-level output voltage		V _{CC} = MIN, V V _{IL} = 0.8 V, I ₀		_		0.2	0.4		0.2	0.4	V
11	Input current at maximum inpu	t voltage	V _{CC} = MAX, V	/ _I = 5.5	V			1			1	mA
		Any reset						40			40]
ЧΗ	High-level input current	A input	VCC = MAX, V	/1 = 2.4	V			80			80	μΑ
		B input	1					120			80	
		Any reset						-1.6			-1.6	
HL	Low-level input current	A input	VCC = MAX, V	/ _I = 0.4	V			-3.2			-3.2	mA
		B input	1					-4.8			-3.2	<u> </u>
1	8		VMAY		SN54'	-20		-57	-20		-57	mA
los	Short-circuit output current §		V _{CC} = MAX		SN74'	-18		-57	-18		-57	1
Icc	Supply current		V _{CC} = MAX, S	See Note	3		29	42		26	39	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, VCC = 5 V, TA = 25°C

	FROM	то	T-07 004101710410		′290			′293		UNIT
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	CIVIT
	Α	QΑ		32	42		32	42		MHz
f _{max}	В	ΩB	1	16			16			1411.12
tPLH	^	0.			10	16		10	16	ns
^t PHL	Α	.Ω _Α			12	18		12	18	
t _{PLH}		0]		32	48		46	70	ns
^t PHL	Α	αD	0 - 15 - 5		34	50		46	70	113
^t PLH		0	$C_L = 15 pF$, $R_L = 400 \Omega$,		10	16		10	16	ns
tphL,	В	QΒ	See Note 4		14	21		14	21	113
tPLH .		_	See Note 4		21	32		21	32	ns
^t PHL	В	α _C			23	35		23	35	"
tPLH			1		21	32		34	51	ns
tPHL	В	σD			23	35		34	51	1113
tpHL	Set-to-0	Any	1		26	40		26	40	ns
tPLH		Q_A, Q_D			20	30				ns
tPHL.	Set-to-9	QB, QC	1		26	40] '''

 $^{\#}f_{max}$ = maximum count frequency



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time.


 $[\]P_{Q_A}$ outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 5)																						7 V
Input voltage: R inputs																						7 V
A and B inputs .																						
Operating free-air temperature range:	: 5	SN5	4L	S29	90,	S١	154	ILS	329	93								<u>_</u> Ę	i5°	C:	to	125°C
	S	SN7	4L	S29	90,	SI	۱74	ILS	S29	93									()°C	to	70°C
Storage temperature range																		-6	35°	C	to	150°C

NOTE 5: Voltage values are with respect to network ground terminal.

recommended operating conditions

		\$	N54LS	,		SN74LS	3′	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL				4			8	mA
	A input	0		32	0		32	MHz
Count frequency, f _{count}	B input	0		16	0		16	WIFTZ
	A input	15			15			
Pulse width, tw	8 input	30			30			ns
	Reset inputs	30			30			1
Reset inactive-state setup time, t _{su}	A	25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					+		SN54LS	•		SN74LS	*	
	PARAMET	ER	TES	ST CONDITIONS	51	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level inpu	t voltage				2			2			٧
VIL	Low-level input	voltage						0.7			0.8	V
VIK	Input clamp vo	Itage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V,		2.5	3.4		2.7	3.4		v
Voi	Low-level outp	ut voltage	VCC = MIN,	V _{1H} = 2 V,	1 _{OL} = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	at voltage	VIL = VIL max		IOL = 8 mA¶					0.35	0.5	
	Input current	Any reset	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	1
1.	at maximum	A input						0.2			0.2	mA
Ч		B of 'LS290	V _{CC} = MAX,	V ₁ = 5.5 V				0.4			0,4	
	input voltage	B of 'LS293						0.2			0.2	
		Any reset						20			20]
	High-level	A input],, _,,,,	V = 0.7.V				40			40	
ЧH	input current	B of 'LS290	V _{CC} = MAX,	V _i = 2.7 V				80			80	μΑ
		B of 'LS293						40			40	
		Any reset						-0.4			-0.4	
	Low-level	A input	1					-2.4			-2.4	
HL	input current	B of 'LS290	V _{CC} = MAX,	$V_{\parallel} = 0.4 V$				-3.2			-3.2	mA
		B of 'LS293						-1.6			-1.6	
los	Short-circuit or	utput current §	V _{CC} = MAX			-20		-100	-20		-100	mA
	2 1		\	Can Nama 2	'LS290		9	15		9	15	mA
ICC	Supply current		V _{CC} = MAX,	See Note 3	'LS293		9	15		9	15	11112

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM	то	TEST COMPLETIONS		'LS290		'LS293			UNIT
FANAIVIE I EN"	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	Olviii
	Α	QA		32	42		32	42		MHz
^f max	В	QB		16			16			101112
^t PLH	A	0.	Ì		10	16		10	16	ns ns ns
tPHL	1 ^	QA			12	18		12	18	
^t PLH		0-	C = 15 = 5		32	48		46	70	
tPHL	A	α _D			34	50		46	70	
^t PLH	В	0-	$C_L = 15 pF$, $R_L = 2 k\Omega$,		10	16		10	16	
†PHL	1 6	QB	See Note 4		14	21		14	21	
tPLH		0			21	32		21	32	
^t PHL	В	σc			23	35		23	35	
^t PLH		•			21	32		34	51	ns
tPHL	В	σD			23	35		34	51] ""
t _{PHL}	Set-to-0	Any	1		26	40		26	40	ns
^t PLH	S-1-2	Q_A, Q_D	1		20	30				ns
†PHL	Set-to-9	Q _B , Q _C	1		26	40				1 113

[#]fmax = maximum count frequency

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

[¶]QA outputs are tested at specified IOL plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.


NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output




TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS293DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS293DR	SOIC	D	14	2500	346.0	346.0	33.0

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status Material type		Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	(5)		(6)
SN74LS293D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS293
3N74L3293D	Active	TTOGGGGGGT	3010 (D) 14	30 TOBE	163	NII DAO	Level-1-200C-OINLIIVI	0 10 70	L3293
SN74LS293D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS293
SN74LS293N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS293N
SN74LS293N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS293N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS293D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS293D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS293N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS293N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS293N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS293N.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated