





SN74HCS244-Q1 SCLS821C - JULY 2020 - REVISED FEBRUARY 2022

## SN74HCS244-Q1 Automotive Octal Buffers and Line Drivers With Schmitt-Trigger **Inputs and 3-State Outputs**

## 1 Features

Texas

INSTRUMENTS

- AEC-Q100 qualified for automotive applications: - Device temperature grade 1:
  - -40°C to +125°C, T<sub>A</sub>
  - Device HBM ESD Classification Level 2
- Device CDM ESD Classification Level C6
- Available in wettable flank QFN (WRKS) package •
- Wide operating voltage range: 2 V to 6 V
- Schmitt-trigger inputs allow for slow or noisy input • signals
- Low power consumption
  - Typical I<sub>CC</sub> of 100 nA
  - Typical input leakage current of ±100 nA
- ±7.8-mA output drive at 6 V

## 2 Applications

- Enable or disable a digital signal
- Eliminate slow or noisy input signals •
- Hold a signal furing controller reset
- Debounce a switch

## **3 Description**

The SN74HCS244-Q1 is an octal buffer with 3-state outputs and Schmitt-trigger inputs. The device is configured into two banks of four drivers, each controlled by its own output enable pin.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
SN74HCS244PW-Q1	TSSOP (20)	4.40 mm × 6.50 mm
SN74HCS244WRKS-Q1	VQFN (20)	4.50 mm × 2.50 mm

For all available packages, see the orderable addendum at (1) the end of the data sheet.

	Low Power	Noise Rejection	Supports Slow Inputs
Input Voltage Waveforms	Input Voltage		tinder Time
Standard CMOS Input Response Waveforms	Supply Current Input Voltage	Output Current Voltage	Output Voltage Time
Schmitt-trigger CMOS Input Response Waveforms	Nurrent Northolden Northolden	Output Outrent Voltage	Output Ourrent Voltage

#### Benefits of Schmitt-trigger inputs





## **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings4
6.3 Recommended Operating Conditions4
6.4 Thermal Information4
6.5 Electrical Characteristics5
6.6 Switching Characteristics5
6.7 Operating Characteristics5
6.8 Typical Characteristics6
7 Parameter Measurement Information7
8 Detailed Description8
8.1 Overview8
8.2 Functional Block Diagram8

	8.3 Feature Description	8
	8.4 Device Functional Modes	
9	Application and Implementation	. 11
	9.1 Application Information	
	9.2 Typical Application	
1(	0 Power Supply Recommendations	.14
1	1 Layout	. 14
	11.1 Layout Guidelines	. 14
	11.2 Layout Example	
12	2 Device and Documentation Support	.15
	12.1 Documentation Support	. 15
	12.2 Receiving Notification of Documentation Updates.	.15
	12.3 Support Resources	. 15
	12.4 Trademarks	
	12.5 Electrostatic Discharge Caution	.15
	12.6 Glossary	.15
1:	3 Mechanical, Packaging, and Orderable	
	Information	. 16

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (December 2021) to Revision C (February 2022)	Page
•	Changed WRKS package from product preview to production data	1


С	hanges from Revision A (November 2020) to Revision B (December 2021)	Page
•	Added WRKS package to device information table	1
•	Added WRKS package pinout diagram	3
	Added example layout for WRKS package	

# Changes from July 21, 2020 to November 11, 2020 (from Revision \* (July 2020) to Revision A (November 2020))


Page



## **5** Pin Configuration and Functions



PW Package 20-Pin TSSOP Top View



#### **Pin Functions**

PIN		I/O <sup>(1)</sup>	DESCRIPTION		
Name	TSSOP NO.	<b>1/0</b> (**	DESCRIPTION		
1 <del>0E</del>	1	I	Bank 1, output enable, active low		
1A1	2 I Bank 1, channel 1 input		Bank 1, channel 1 input		
2Y4	3	0	Bank 2, channel 4 output		
1A2	4	I	Bank 1, channel 2 input		
2Y3	5	0	Bank 2, channel 3 output		
1A3	6	I	Bank 1, channel 3 input		
2Y2	7	0	Bank 2, channel 2 output		
1A4	8	I	Bank 1, channel 4 input		
2Y1	9	0	Bank 2, channel 1 output		
GND	10		Ground		
2A1	11	I	Bank 2, channel 1 input		
1Y4	12	0	Bank 1, channel 4 output		
2A2	13	I	Bank 2, channel 2 input		
1Y3	14	0	Bank 1, channel 3 output		
2A3	15	I	Bank 2, channel 3 input		
1Y2	16	0	Bank 1, channel 2 output		
2A4	17	I	Bank 2, channel 4 input		
1Y1	18	0	Bank 1, channel 1 output		
2 <del>0E</del>	19	I	Bank 2, output enable, active low		
V <sub>CC</sub>	20	_	Positive supply		
Thermal Pad <sup>(</sup>	2)		The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.		

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

(2) WRKS package only.

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{1} < -0.5 V \text{ or } V_{1} > V_{CC} + 0.5 V$		±20	mA
Ι <sub>ΟΚ</sub>	Output clamp current <sup>(2)</sup>	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC+}$ 0.5 V		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND			±70	mA
TJ	Junction temperature <sup>(3)</sup>			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Guaranteed by design.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±4000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	v

(1) AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5	6	V
VI	Input voltage	0		V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	V
T <sub>A</sub>	Ambient temperature	-55		125	°C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74HC		
		WRKS (VQFN)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	83.2	151.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	82.6	79.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	57.4	94.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	14.5	25.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	56.4	94.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	40.0	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A = 25^{\circ}C$  (unless otherwise noted).

	PARAMETER	TEST CO	NDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT						
				2 V	0.7		1.5							
V <sub>T+</sub>	Positive switching threshold			4.5 V	1.7		3.15	V						
				6 V	2.1		4.2							
V <sub>T-</sub>				2 V	0.3		1							
	Negative switching threshold			4.5 V	0.9		2.2	V						
				6 V	1.2		3							
ΔV <sub>T</sub>				2 V	0.2		1							
	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			4.5 V	0.4		1.4	V						
				6 V	0.6		1.6							
	High-level output voltage	High-level output voltage							I <sub>OH</sub> = -20 μA	2 V to 6 V	V <sub>CC</sub> – 0.1	V <sub>CC</sub> - 0.002		
V <sub>OH</sub>			$V_I = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -6 mA	4.5 V	4	4.3		V					
			I <sub>OH</sub> = -7.8 mA	6 V	5.4	5.75								
			I <sub>OL</sub> = 20 μA	2 V to 6 V		0.002	0.1							
V <sub>OL</sub>	Low-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 6 mA	4.5 V		0.18	0.3	V						
			I <sub>OL</sub> = 7.8 mA	6 V		0.22	0.33							
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC} \text{ or } 0$		6 V		±100	±1000	nA						
I <sub>OZ</sub>	Off-state (high-impedance state) output current	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.01	±2	μA						
I <sub>CC</sub>	Supply current	$V_{I} = V_{CC} \text{ or } 0, I_{C}$	<sub>D</sub> = 0	6 V		0.1	2	μA						
Ci	Input capacitance			2 V to 6 V			5	pF						

#### 6.6 Switching Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25^{\circ}C$  (unless otherwise noted). See *Parameter Measurment Information*.  $C_L = 50 \text{ pF}$ .

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TO (OUTPUT) V <sub>CC</sub> MIN				UNIT
				2 V		13	45	
t <sub>pd</sub>	Propagation delay	A	Y	4.5 V		7	18	ns
				6 V		6	16	
				2 V		15	44	ns
t <sub>en</sub>	Enable time	ŌĒ	Y	4.5 V		7	22	
				6 V		6	18	
		ŌE	Y	2 V		12	30	ns
t <sub>dis</sub>	Disable time			4.5 V		9	20	
				6 V		8	19	
				2 V		9	16	
tt	Transition-time		Any	4.5 V		5	9	ns
				6 V		4	8	

#### 6.7 Operating Characteristics


over operating free-air temperature range; typical values measured at T<sub>A</sub> = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	No load		20		pF



### 6.8 Typical Characteristics

T<sub>A</sub> = 25°C







#### 7 Parameter Measurement Information


Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>t</sub> < 2.5 ns.

For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.


The outputs are measured one at a time with one input transition per measurement.







(1) The greater between t<sub>PLH</sub> and t<sub>PHL</sub> is the same as t<sub>pd</sub>. Figure 7-2. Voltage Waveforms Propagation Delays



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

Figure 7-3. Voltage Waveforms, Input and Output Transition Times



## 8 Detailed Description

#### 8.1 Overview

The SN74HCS244-Q1 contains 8 individual high speed CMOS buffers with Schmitt-trigger inputs and 3-state outputs.

Each buffer performs the boolean logic function xYn = xAn, with x being the bank number and n being the channel number.

Each output enable  $(x\overline{OE})$  controls four buffers. When the  $x\overline{OE}$  pin is in the low state, the outputs of all buffers in the bank x are enabled. When the  $x\overline{OE}$  pin is in the high state, the outputs of all buffers in the bank x are disabled. All disabled output are placed into the high-impedance state.

To ensure the high-impedance state during power up or power down, both  $\overline{OE}$  pins should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver and the leakage of the pin as defined in the *Electrical Characteristics* table.

#### 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic) for SN74HCS244-Q1

#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.2 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law ( $R = V \div I$ ).



The Schmitt-trigger input architecture provides hysteresis as defined by  $\Delta V_T$  in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.

#### 8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.





Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output



#### 8.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.



# Figure 8-3. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering. Please see the mechanical drawing for additional details.

#### 8.4 Device Functional Modes

Function Table lists the functional modes of the SN74HCS244-Q1.

INPUTS <sup>(1)</sup>		OUTPUTS							
OE	Α	Y							
L	L	L							
L	Н	Н							
Н	Х	Z							

#### Table 8-1. Function Table

 (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care, Z = High-Impedance State



### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74HCS244-Q1 can be used to drive signals over relatively long traces or transmission lines. In order to reduce ringing caused by impedance mismatches between the driver, transmission line, and receiver, a series damping resistor placed in series with the transmitter's output can be used. The plot in the *Application Curve* section shows the received signal with three separate resistor values. Just a small amount of resistance can make a significant impact on signal integrity in this type of application.

#### 9.2 Typical Application




Figure 9-1. Typical application block diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS244-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS244-Q1 plus the maximum supply current,  $I_{CC}$ , listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS244-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 50 pF.

The SN74HCS244-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.



#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{t-(min)}$  to be considered a logic LOW, and  $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS244-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HCS244-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than  $V_{CC}$  or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.


Refer to *Feature Description* section for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS244-Q1 to the receiving device(s).
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.



#### 9.2.3 Application Curve







### **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

#### 11 Layout

#### **11.1 Layout Guidelines**

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 11.2 Layout Example




Figure 11-1. Example layout for the SN74HCS244-Q1 in the PW package.




Figure 11-2. Example layout for the SN74HCS244-Q1 in the WRKS package



### 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, HCMOS Design Considerations application report (SCLA007)
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report (SDYA009)
- Texas Instruments, Designing With Logic application report

#### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **12.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74HCS244QPWRQ1	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS244Q
SN74HCS244QPWRQ1.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS244Q
SN74HCS244QPWRQ1.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS244Q
SN74HCS244QWRKSRQ1	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS244Q
SN74HCS244QWRKSRQ1.A	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS244Q

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

#### OTHER QUALIFIED VERSIONS OF SN74HCS244-Q1 :

Catalog : SN74HCS244

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS244QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Jul-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS244QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0

## **RKS 20**

2.5 x 4.5, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated