

SN74HCS05-Q1 Automotive Hex Inverter with Open-Drain Outputs and Schmitt-**Trigger Inputs**

1 Features

- AEC-Q100 Qualified for automotive applications:
 - Device temperature grade 1: –40°C to +125°C. T_A
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- Wide operating voltage range: 2 V to 6 V
- Schmitt-trigger inputs allow for slow or noisy input
- Low power consumption
 - Typical I_{CC} of 100 nA
 - Typical input leakage current of ±100 nA
- ±7.8-mA output drive at 5 V

2 Applications

- **Drive indicator LEDs**
- Level-shift using open-drain outputs
- Invert a digital signal


3 Description

This device contains six independent inverter with open-drain outputs and Schmitt-trigger inputs. Each gate performs the Boolean function $Y = \overline{A}$ in positive logic.

Device Information (1)

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-----------------|------------|-------------------|--|--|
| SN74HCS05QPWRQ1 | TSSOP (14) | 5.00 mm × 4.40 mm | | |
| SN74HCS05QDRQ1 | SOIC (14) | 8.70 mm × 3.90 mm | | |

For all available packages, see the orderable addendum at the end of the data sheet.



Benefits of Schmitt-trigger Inputs



Table of Contents

| 1 Features | 8.3 Feature Description | 8 |
|--------------------------------------|--------------------------------------|------------------|
| 2 Applications | | |
| 3 Description | | 10 |
| 4 Revision History | | |
| 5 Pin Configuration and Functions | | |
| Pin Functions | 10 Power Supply Recommendations | 12 |
| 6 Specifications | 3 11 Layout | 1 <mark>2</mark> |
| 6.1 Absolute Maximum Ratings | 3 11.1 Layout Guidelines | 12 |
| 6.2 ESD Ratings | 4 11.2 Layout Example | 12 |
| 6.3 Recommended Operating Conditions | 12 Device and Documentation Support | 13 |
| 6.4 Thermal Information | | 1 <mark>3</mark> |
| 6.5 Electrical Characteristics | | 1 <mark>3</mark> |
| 6.6 Switching Characteristics | | |
| 6.7 Operating Characteristics | 5 12.4 Trademarks | 13 |
| 6.8 Typical Characteristics | 12.5 Electrostatic Discharge Caution | 13 |
| 7 Parameter Measurement Information | 7 12.6 Glossary | 13 |
| 8 Detailed Description | | 13 |
| 8.2 Functional Block Diagram | | 13 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| C | nanges from June 25, 2020 to October 22, 2020 (from Revision * (June 2020) to Revision A | |
|----|---|------|
| (C | October 2020)) | Page |
| • | Updated the numbering format for tables, figures and cross-references throughout the document | 1 |
| • | Improved clarity of functionality for the device | 8 |



5 Pin Configuration and Functions




Figure 5-1. PW or D Package 14-Pin TSSOP or SOIC Top View

Pin Functions

| PIN | | I/O | DESCRIPTION |
|-----------------|-----|--------|---------------------|
| NAME | NO. | 1/0 | DESCRIPTION |
| 1A | 1 | Input | Channel 1, Input A |
| 1Y | 2 | Output | Channel 1, Output Y |
| 2A | 3 | Input | Channel 2, Input A |
| 2Y | 4 | Output | Channel 2, Output Y |
| 3A | 5 | Input | Channel 3, Input A |
| 3Y | 6 | Output | Channel 3, Output Y |
| GND | 7 | _ | Ground |
| 4Y | 8 | Output | Channel 4, Output Y |
| 4A | 9 | Input | Channel 4, Input A |
| 5Y | 10 | Output | Channel 5, Output Y |
| 5A | 11 | Input | Channel 5, Input A |
| 6Y | 12 | Output | Channel 6, Output Y |
| 6A | 13 | Input | Channel 6, Input A |
| V _{CC} | 14 | _ | Positive Supply |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|---|--|------|-----|------|
| V _{CC} | Supply voltage | | -0.5 | 7 | V |
| I _{IK} | Input clamp current ⁽²⁾ | $V_{I} < 0 \text{ or } V_{I} > V_{CC} + 0.5$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | $V_{O} < 0 \text{ or } V_{O} > V_{CC} + 0.5$ | | ±20 | mA |
| Io | Continuous output current | V _O = 0 to V _{CC} | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | | ±70 | mA |
| TJ | Junction temperature ⁽³⁾ | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.



6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2 | ±4000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6 | ±1500 | V |

⁽¹⁾ AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|---------------------|-----|-----|-----------------|------|
| V _{CC} | Supply voltage | 2 | 5 | 6 | V |
| VI | Input voltage | 0 | | V _{CC} | V |
| Vo | Output voltage | 0 | | V _{CC} | V |
| T _A | Ambient temperature | -40 | | 125 | °C |

6.4 Thermal Information

| | | SN74HC | | |
|-------------------------------|--|------------|----------|------|
| THERMAL METRIC ⁽¹⁾ | | PW (TSSOP) | D (SOIC) | UNIT |
| | | 14 PINS | 14 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 151.7 | 133.6 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 79.4 | 89.0 | °C/W |
| R _{0JB} | Junction-to-board thermal resistance | 94.7 | 89.5 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 25.2 | 45.5 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 94.1 | 89.1 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

| | PARAMETER | TEST CO | NDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------|---|----------------------------|--------------------------|-----------------|-----|-------|-------|------|
| | | | | 2 V | 0.7 | | 1.5 | |
| V _{T+} | Positive switching threshold | | | 4.5 V | 1.7 | | 3.15 | V |
| | | | | 6 V | 2.1 | | 4.2 | |
| | | | | 2 V | 0.3 | | 1.0 | |
| V _{T-} | Negative switching threshold | | | 4.5 V | 0.9 | | 2.2 | V |
| | | | | 6 V | 1.2 | | 3.0 | |
| | | | | 2 V | 0.2 | | 1.0 | |
| ΔV_T | Hysteresis (V _{T+} - V _{T-}) | | | 4.5 V | 0.4 | | 1.4 | V |
| | | | | 6 V | 0.6 | | 1.6 | |
| | | | I _{OL} = 20 μA | 2 V to 6 V | | 0.002 | 0.1 | |
| V _{OL} | Low-level output voltage | $V_I = V_{IH}$ or V_{IL} | I _{OL} = 6 mA | 4.5 V | | 0.18 | 0.30 | V |
| | | | I _{OL} = 7.8 mA | 6 V | | 0.22 | 0.33 | |
| I | Input leakage current | $V_I = V_{CC}$ or 0 | • | 6 V | | ±100 | ±1000 | nA |
| I _{CC} | Supply current | $V_I = V_{CC}$ or 0, I_C |) = 0 | 6 V | | 0.1 | 2 | μΑ |

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

| PARAMETER | | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------|----|-------------------|-----------------|-----------------|-----|-----|-----|------|
| | Ci | Input capacitance | | 2 V to 6 V | | | 5 | pF |

6.6 Switching Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted). See Parameter Measurement Information.

| | PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------|-------------------|--------------|-------------|-----------------|-----|-----|-----|------|
| | | | | 2 V | | 18 | 39 | |
| t _{pd} | Propagation delay | A | Υ | 4.5 V | | 13 | 15 | ns |
| | | | | 6 V | | 12 | 15 | |
| | | | | 2 V | | 9 | 16 | |
| t _t | Transition-time | | Υ | 4.5 V | | 5 | 9 | ns |
| | | | | 6 V | | 4 | 8 | |

6.7 Operating Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--|-----------------|-----|-----|-----|------|
| C _{pd} | Power dissipation capacitance per gate | No load | | 10 | | pF |



6.8 Typical Characteristics

 $T_A = 25^{\circ}C$




Figure 6-1. Output driver resistance in Low state




Figure 6-2. Typical supply current versus input voltage across common supply values (2 V to 3.3 V)





Figure 6-3. Typical supply current versus input voltage across common supply values (4.5 V to 6 V)



7 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_t < 6 ns.
- The outputs are measured one at a time, with one input transition per measurement.




8 Detailed Description

8.1 Overview

This device contains six independent inverter with open-drain outputs and Schmitt-trigger inputs. Each gate performs the Boolean function $Y = \overline{A}$ in positive logic.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Open-Drain CMOS Outputs

This device includes open-drain CMOS outputs. Open-drain outputs can only drive the output low. When in the high logical state, open-drain outputs will be in a high-impedance state. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10 \text{ k}\Omega$ resistor can be used to meet these requirements.

Unused open-drain CMOS outputs should be left disconnected.

8.3.2 CMOS Schmitt-Trigger Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law $(R = V \div I)$.

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics*, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs slowly will also increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.



8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1.

CAUTION

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

Table 8-1. Function Table

| INPUT | OUTPUT |
|-------|--------|
| Α | Y |
| L | Z |
| Н | L |

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

In this application, the device is used to drive an indicator LED directly. Unused channels should have the inputs terminated at either V_{CC} or GND, whichever is more convenient, and the outputs should be left disconnected.

9.2 Typical Application




Figure 9-1. Typical application block diagram

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS05-Q1 plus the maximum supply current, I_{CC}, listed in *Electrical Characteristics*. The logic device can only sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C _{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{t-}(min)$ to be considered a logic LOW, and $V_{t+}(max)$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS05-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74HCS05-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the ΔV_T (min) in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V _{OL} specification in the *Electrical Characteristics*. The plot in Typical Characteristics provides a typical relationship between output voltage and current for this device.

Open-drain outputs can be directly connected together to produce a wired-AND. This is possible because the outputs cannot source current, and thus can never be in bus-contention.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Feature Description for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout*.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS05-Q1 to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_O(max)) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

9.2.3 Application Curves




Figure 9-2. Application timing diagram

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Condtions*. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 11-1*.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 11-1. Example layout for the SN74HCS05-Q1



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Reduce Noise and Save Power with the New HCS Logic Family
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| | . , | , | | | , , | (4) | (5) | | , , |
| SN74HCS05QDRQ1 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCS05Q1 |
| SN74HCS05QDRQ1.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCS05Q1 |
| SN74HCS05QPWRQ1 | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCS05Q |
| SN74HCS05QPWRQ1.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCS05Q |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HCS05-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

• Catalog : SN74HCS05

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HCS05QDRQ1 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCS05QPWRQ1 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HCS05QDRQ1 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74HCS05QPWRQ1 | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated