SN54F240, SN74F240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS061A – D2932, MARCH 1987 – REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'F241 and 'F244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{OE} (active-low output-enable) inputs, and complementary OE and \overline{OE} inputs.

The 'F240 is organized as two 4-bit buffers/line drivers with separate output enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


The SN74F240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F240 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F240 is characterized for operation from 0°C to 70°C.

(TOP VIEW)								
10E 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND	1 2 3 4 5 6 7 8 9 10	20 V <u>CC</u> 19 2OE 18 1Y1 17 2A4 16 1Y2 15 2A3 14 1Y3 13 2A2 12 1Y4 11 2A1						
SN54F2	40 I	FK PACKAGE						

SN54F240 ... J PACKAGE SN74F240 ... DB, DW, OR N PACKAGE

SN54F240 . . . FK PACKAGE (TOP VIEW)




FUNCTION TABLE
(each buffer)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	н
н	Х	Z

SN54F240, SN74F240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SDFS061A - D2932, MARCH 1987 - REVISED OCTOBER 1993


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	\dots -1.2 V to 7 V
Input current range	
Voltage range applied to any output in the disabled or power-off state	−0.5 V to 5.5 V
Voltage range applied to any output in the high state	\dots -0.5 V to V _{CC}
Current into any output in the low state: SN54F240	
SN74F240	128 mA
Operating free-air temperature range: SN54F240	−55°C to 125°C
SN74F240	0°C to 70°C
Storage temperature range	−65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



recommended operating conditions

		S	N54F24)	S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
IOH	High-level output current			- 12			- 15	mA
IOL	Low-level output current			48			64	mA
Тд	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	тео	TEST CONDITIONS			0	S				
PARAMETER	IES IES				MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V	
		I _{OH} = – 3 mA	2.4	3.3		2.4	3.3			
Maria	V _{CC} = 4.5 V	I _{OH} = - 12 mA	2	3.2					V	
∨он		I _{OH} = - 15 mA				2	3.1		v	
	V _{CC} = 4.75 V,	$I_{OH} = -3 \text{ mA}$				2.7				
N	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V	
VOL		I _{OL} = 64 mA					0.42	0.55	v	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA	
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50			-50	μA	
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA	
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
Ι _{ΙL}	V _{CC} = 5.5 V,	V _I = 0.5 V			- 1			- 1	mA	
los‡	V _{CC} = 5.5 V,	$V_{O} = 0$	-100		-225	-100		-225	mA	
		Outputs high		19	29		19	29		
ICC	V _{CC} = 5.5 V	Outputs low		50	75		50	75	mA	
		Outputs disabled		42	63		42	63		

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SN54F240, SN74F240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS061A – D2932, MARCH 1987 – REVISED OCTOBER 1993

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	-		V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V_{CC} = 4.5 V to 5.5 V, C_{L} = 50 pF, R_{L} = 500 Ω, T_{A} = MIN to MAX [†]			
				′F240			F240	SN74	F240	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	Any A	v	2.2	4.7	7	2.2	9	2.2	8	ns
^t PHL	Ally A	Ŷ	1.2	3.1	4.7	1.2	6	1.2	5.7	115
^t PZH	ŌĒ	v	1.2	3.1	5.3	1.2	6.7	1.2	6.1	ns
^t PZL	UE	Ý	3.2	6.5	9	3.2	10.5	3.2	10	115
^t PHZ	ŌĒ	v	1.2	3.6	5.3	1.2	6.5	1.2	6.3	ns
^t PLZ	ΟL	Ŷ	1.2	5.6	8	1.2	12.5	1.2	9.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and waveforms are shown in Section 1.





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9758501Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9758501Q2A SNJ54F 240FK
5962-9758501QRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758501QR A SNJ54F240J
5962-9758501QSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758501QS A SNJ54F240W
JM38510/33201B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201B2A
JM38510/33201B2A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201B2A
JM38510/33201BRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201BRA
JM38510/33201BRA.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201BRA
JM38510/33201BSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201BSA
JM38510/33201BSA.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201BSA
M38510/33201B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201B2A
M38510/33201BRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201BRA
M38510/33201BSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 33201BSA
SN54F240J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54F240J
SN54F240J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54F240J
SN74F240DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	0 to 70	F240
SN74F240DW.B	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	0 to 70	F240
SN74F240DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	F240



15-Aug-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74F240DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	F240
SN74F240DWR.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	F240
SN74F240N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74F240N
SN74F240N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74F240N
SN74F240NSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74F240
SN74F240NSR.A	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74F240
SNJ54F240FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9758501Q2A SNJ54F 240FK
SNJ54F240FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9758501Q2A SNJ54F 240FK
SNJ54F240J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758501QR A SNJ54F240J
SNJ54F240J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758501QR A SNJ54F240J
SNJ54F240W	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758501QS A SNJ54F240W
SNJ54F240W.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758501QS A SNJ54F240W

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

PACKAGE OPTION ADDENDUM

15-Aug-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54F240, SN74F240 :

• Catalog : SN74F240

Military : SN54F240

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74F240NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F240DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74F240NSR	SOP	NS	20	2000	356.0	356.0	45.0

TEXAS INSTRUMENTS

www.ti.com

TUBE



- B - Alignment groove width

*All dimensions are nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9758501Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9758501QSA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/33201B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/33201B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/33201BSA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/33201BSA.A	W	CFP	20	25	506.98	26.16	6220	NA
M38510/33201B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/33201BSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74F240N	N	PDIP	20	20	506	13.97	11230	4.32
SN74F240N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54F240FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54F240FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54F240W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54F240W.A	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated