SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING

SCDS036E - DECEMBER 1997 - REVISED NOVEMBER 2001

 Member of the Texas Instruments Widebus[™] Family 	DGG, DGV, OR DL PACK/ (TOP VIEW)	AGE
 5-Ω Switch Connection Between Two Ports 		
TTL-Compatible Input Levels	1A1 2 55 S2	
 Latch-Up Performance Exceeds 250 mA Per 	1A2 3 54 1B	
JESD 17	2A1 4 53 1B	
 ESD Protection Exceeds JESD 22 	2A1 4 55 112 2A2 5 52 2B	
 2000-V Human-Body Model (A114-A) 	3A1 6 51 2B	
– 200-V Machine Model (A115-A)	3A2 7 50 3B	
	GND 8 49 GN	
description	4A1 0 9 48 3B	
	4A2 [10 47] 4B	
The SN74CBTS16212 provides 24 bits of	5A1 🛛 11 46 🗍 4B2	2
high-speed TTL-compatible bus switching or	5A2 🛛 12 45 🗍 5B	1
exchanging with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of	6A1 🛛 13 44 🗍 5B:	2
the switch allows connections to be made with	6A2 🛛 14 43 🗋 6B [.]	
minimal propagation delay.	7A1 🛛 15 42 🖸 6B:	
	7A2 1 6 41 7 8	
The device operates as a 24-bit bus switch or as	V _{CC} 17 40 7B	
a 12-bit bus exchanger that provides data	8A1 0 18 39 8B	
exchanging between the four signal ports via the	GND [] 19 38 [] GN	
data-select (S0–S2) terminals.	8A2 20 37 8B	
	9A1 21 36 9B	
	9A2 22 35 9B	
	11A1 2 5 32 1 1E	31

ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74CBTS16212DL	CBTS16212
–40°C to 85°C	330F - DL	Tape and reel	SN74CBTS16212DLR	CB1310212
-40 C 10 85 C	TSSOP – DGG	Tape and reel	SN74CBTS16212DGGR	CBTS16212
	TVSOP – DGV Tape and reel		SN74CBTS16212DGVR	CYS212

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

31 🛛 11B2

30 12B1

12B2

29

11A2 26 12A1 🛛 27

12A2 🛛 28


SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036E – DECEMBER 1997 – REVISED NOVEMBER 2001

			FUNCTION	I TABLE	
	INPUTS		INPUTS/	OUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	н	B1	Z	A1 port = B1 port
L	Н	L	B2	Z	A1 port = B2 port
L	Н	Н	Z	B1	A2 port = B1 port
н	L	L	Z	B2	A2 port = B2 port
н	L	Н	Z	Z	Disconnect
н	Н	L	B1	B2	A1 port = B1 port A2 port = B2 port
н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port



SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036E – DECEMBER 1997 – REVISED NOVEMBER 2001

logic diagram (positive logic)





SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING

SCDS036E - DECEMBER 1997 - REVISED NOVEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		
Input voltage range, V _I (see Note 1)		
Continuous channel current		
Input clamp current, I_{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2)	: DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

	MIN	MAX	UNIT
Supply voltage	4	5.5	V
High-level control input voltage	2		V
Low-level control input voltage		0.8	V
Operating free-air temperature	-40	85	°C
	High-level control input voltage Low-level control input voltage	Supply voltage 4 High-level control input voltage 2 Low-level control input voltage 4	Supply voltage45.5High-level control input voltage22Low-level control input voltage0.8

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDITIONS					UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA				-1.2	V
1.	۱ _{IL}	V _{CC} = 5.5 V,	V _I = GND				-1	μA
łı	ΙΗ	V _{CC} = 5.5 V,	V _I = 5.5 V				150	μΑ
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			3	μA
∆ICC§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control inputs	VI = 3 V or 0				2.5		pF
C _{io(OFF)}		$V_{O} = 3 V \text{ or } 0,$	S0, S1, and S2 = GN	ND		10.5		pF
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA			20	
			V/- 0	lj = 64 mA		4	7	Ω
r _{on} ¶		$V_{CC} = 4.5 V$	V _I = 0	lj = 30 mA		4	7	52
			V _I = 2.4 V,	lj = 15 mA		6	12	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25° C.

 \S This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBTS16212 24-BIT FET BUS-EXCHANGE SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS036E - DECEMBER 1997 - REVISED NOVEMBER 2001

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V		= 5 V 5 V	UNIT
		(001101)	MIN MAX	MIN	MAX	
t _{pd} †	A or B	B or A	0.35		0.25	ns
^t pd	S	A or B	10	1.5	9.1	ns
t _{en}	S	A or B	10.4	1.5	9.7	ns
^t dis	S	A or B	9.2	1.5	8.8	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. tpLH and tpHL are the same as tpd.







PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CBTS16212DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTS16212
SN74CBTS16212DGGR.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTS16212
SN74CBTS16212DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTS16212
SN74CBTS16212DL.A	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTS16212

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTS16212DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All	dimensions	are	nominal
------	------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTS16212DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0

TEXAS INSTRUMENTS

www.ti.com

23-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBTS16212DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74CBTS16212DL.A	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated