## SN74CBTLV3857 LOW-VOLTAGE 10-BIT FET BUS SWITCH WITH INTERNAL PULLDOWN RESISTORS

SCDS085E - OCTOBER 1998 - REVISED OCTOBER 2003

<ul> <li>Enable Signal Is SSTL_2 Compatible</li> <li>Elow-Through Architecture Optimizes PCB</li> </ul>	DBQ, DGV, DW, O (TOP \	PR PW PACKAGE √IEW)
<ul> <li>Designed for Use With 200 Mbit/s Double Data-Rate (DDR) SDRAM Applications</li> </ul>	V <sub>REF</sub> [ 1 A1 [ 2 A2 [ 3	24 ] V <sub>CC</sub> 23 ] OE 22 ] B1
<ul> <li>Switch On-State Resistance Is Designed to Eliminate Series Resistor to DDR SDRAM</li> </ul>	A3 🛛 4 A4 🗍 5	21   B2 20   B3
<ul> <li>Internal 10-kΩ Pulldown Resistors to Ground on B Port</li> </ul>	A5 🛛 6 A6 🗍 7	19 B4 18 B5
<ul> <li>Internal 50-kΩ Pullup Resistor on Output-Enable Input</li> </ul>	A7 [ 8 A8 [ 9	17    B6 16    B7
Rail-to-Rail Switching on Data I/O Ports	А9Ц 10 А10П 11	15    B8 14    B9
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode Operation</li> </ul>	GND [ 12	13 B10

 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

### description/ordering information

This 10-bit FET bus switch is designed for 3-V to 3.6-V V<sub>CC</sub> operation and SSTL\_2 output-enable ( $\overline{OE}$ ) input levels.

When  $\overline{OE}$  is low, the 10-bit bus switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, and the high-impedance state exists between the two ports. There are 10-k $\Omega$  pulldown resistors to ground on the B port.

The FET switch on-state resistance is designed to replace the series terminating resistor in the SSTL\_2 data path.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 85°C	QSOP – DBQ	Tape and reel	SN74CBTLV3857DBQR	CL857
		Tube	SN74CBTLV3857DW	
	SOIC - DW	Tape and reel	SN74CBTLV3857DWR	CBTLV3857
	TSSOP – PW	Tape and reel	SN74CBTLV3857PWR	CL857
	TVSOP - DGV	Tape and reel	SN74CBTLV3857DGVR	CL857

### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE						
	FUNCTION					
L	A port = B port					
н	Disconnect					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

### SN74CBTLV3857 LOW-VOLTAGE 10-BIT FET BUS SWITCH WITH INTERNAL PULLDOWN RESISTORS SCDS085E - OCTOBER 1998 - REVISED OCTOBER 2003

SCDS003E - OCTOBER 1990 - REVISED OCTOBER

### logic diagram (positive logic)



### simplified schematic, each FET switch



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		–0.5 V to 4.6 V
Input voltage range (OE only), V <sub>I</sub> (see Note 1)		0.5 V to V <sub>CC</sub> + 0.5 V
Input voltage range (except OE), VI (see Note	1)	–0.5 V to 4.6 V
Continuous channel current		48 mA
Input clamp current, I <sub>IK</sub> (V <sub>I/O</sub> < 0)		
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DBQ package	61°C/W
	DGV package	
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, Tstg		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN74CBTLV3857 LOW-VOLTAGE 10-BIT FET BUS SWITCH WITH INTERNAL PULLDOWN RESISTORS

SCDS085E - OCTOBER 1998 - REVISED OCTOBER 2003

### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	3	3.3	3.6	V
VREF	Reference voltage (0.38 $\times$ V <sub>CC</sub> )	1.15	1.25	1.35	V
VIH	AC high-level control input voltage	V <sub>REF</sub> + 350 mV			V
VIL	AC low-level control input voltage			V <sub>REF</sub> – 350 mV	V
VIH	DC high-level control input voltage	V <sub>REF</sub> + 180 mV			V
VIL	DC low-level control input voltage			V <sub>REF</sub> – 180 mV	V
ТĄ	Operating free-air temperature	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 3 V,	lj = -18 mA				-1.2	V
	OE						±1	mA
Ι.	A port						±5	μΑ
1	B port	VCC = 3.6 V,	AI = ACC OLGIND				±1	mA
	VREF						±5	μΑ
ICC		V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	$V_{I} = V_{CC} \text{ or } GND$			25	mA
Ci	Control inputs	$V_{I} = 3 V \text{ or } 0$				3.5		pF
C <sub>io(O</sub>	FF)	V <sub>O</sub> = 3 V or 0,	$\overline{OE} = ACC$			5		pF
			$V_{I} = 0,$	lj = 24 mA		5	8	
. +		N 9.V	V <sub>I</sub> = 0.9 V,	lj = 24 mA		6	11	
ron+		ACC = 3 A	V <sub>I</sub> = 1.25 V,	lj = 24 mA		7	13	Ω
			V <sub>I</sub> = 1.6 V,	lj = 24 mA		9	40	
+		VCC = 0	•		1			Mo
<sup>r</sup> off <sup>+</sup>		V <sub>CC</sub> = 3 V to 3.6 V,	V <sub>I</sub> = 1.65 V,	OE = V <sub>CC</sub>	1			MΩ

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

Description 4 Measured by the voltage drop between the A and B terminals at the indicated current through the switch. Resistance is determined by the lower of the voltages of the two (A or B) terminals.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V <sub>CC</sub> = ± 0.3	UNIT	
	(INPOT)	(001401)	MIN	MAX	
t <sub>pd</sub> §	A or B	B or A		0.25	ns
t <sub>en</sub>	ŌE	A or B	1.4	4.2	ns
tdis	ŌE	A or B	1.4	4.8	ns

§ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



# SN74CBTLV3857 LOW-VOLTAGE 10-BIT FET BUS SWITCH WITH INTERNAL PULLDOWN RESISTORS

SCDS085E - OCTOBER 1998 - REVISED OCTOBER 2003





- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms





### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CBTLV3857DWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3857
SN74CBTLV3857DWR.B	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3857

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrar
	SN74CBTLV3857DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74CBTLV3857DWR	SOIC	DW	24	2000	350.0	350.0	43.0	

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated