











SN74CBTLV1G125-Q1

SCDS289B - AUGUST 2009 - REVISED JANUARY 2019

# SN74CBTLV1G125-Q1 low-voltage single FET bus switch

#### **Features**

- AEC-Q100 Qualified for Automotive Applications
  - Device Temperature Grade 1: -40°C to +125°C,  $T_A$
- $5-\Omega$  Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- Ioff Supports Partial-Power-Down Mode Operation

# **Applications**

Ventilator

# 3 Description

The SN74CBTLV1G125 features a single high-speed line switch. The switch is disabled when the outputenable  $(\overline{OE})$  input is high.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### Device Information<sup>(1)</sup>

ORDER NUMBER	PACKAGE	BODY SIZE
SN74CBTLV1G125-Q1	SOT-23 (DBV) (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### **Application Schematic**





# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	7
2	Applications 1	9	Application and Implementation	8
3	Description 1		9.1 Application Information	8
4	Revision History2		9.2 Typical Application	8
5	Pin Configuration and Functions 3	10	Power Supply Recommendations	9
6	Specifications4	11	Layout	9
•	6.1 Absolute Maximum Ratings4		11.1 Layout Guidelines	9
	6.2 ESD Ratings		11.2 Layout Example	9
	6.3 Recommended Operating Conditions 4	12	Device and Documentation Support	. 10
	6.4 Thermal Information		12.1 Device Support	10
	6.5 Electrical Characteristics5		12.2 Receiving Notification of Documentation Update	s 10
	6.6 Switching Characteristics5		12.3 Community Resources	10
7	Parameter Measurement Information 6		12.4 Trademarks	10
8	Detailed Description 7		12.5 Electrostatic Discharge Caution	10
•	8.1 Overview		12.6 Glossary	10
	8.2 Functional Block Diagram7	13	Mechanical, Packaging, and Orderable Information	10
	8.3 Feature Description		inormation	. 10

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	changes from Revision A (December 2018) to Revision B	Page
•	Changed Feature From: Qualified for Automotive Applications To: AEC-Q100 Qualified for Automotive Applications  Changed the ESD Ratings table notes	
	Changed the T <sub>A</sub> MAX value From: 85°C To 125°C in the Recommended Operating Conditions	4
_	Changed the 14 MAX value From: 65 C 10 125 C in the Neconimended Operating Conditions	······ <del>-</del>
C	Changes from Original (August 2009) to Revision A	Page

Submit Documentation Feedback



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
ŌĒ	1	I	Active low enable		
Α	2	I/O	Switch I/O		
GND	3	-	Ground		
В	4	I/O	Switch I/O		
V <sub>CC</sub>	5	-	Power Supply		



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I/O</sub> < 0		-50	mA
T <sub>stg</sub>	Storage temperature range	•	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C5	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
V	High level control input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		\ <u>/</u>
V <sub>IH</sub>	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
	Lave lavel appetral import valtage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	\/
V <sub>IL</sub>	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 6.4 Thermal Information

		SN74CBTLV1G125-Q1		
	THERMAL METRIC <sup>(1)</sup>	SOT-23 (DBV)	UNIT	
		5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	249.2	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	174.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	83.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	67.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	83.5	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TES	T CONDITIONS		MIN TYP(1)	MAX	UNIT
$V_{IK}$		$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ mA}$		-1.2	V		
I		$V_{CC} = 3.6 \text{ V}, V_I = V_{CC} \text{ or GND}$		±1	μА		
		$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to 3.6 V, $\overline{OE}$		15	^		
loff	$V_{CC} = 0, V_1 \text{ or } V_O = 0 \text{ to } 3.6 \text{ V}, \overline{OE} = 0 \text{ V}$					100	μΑ
$I_{CC}$ $V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}$		$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC} \text{ or GND}$				10	μА
$\Delta I_{CC}^{(2)}$	Control inputs	V <sub>CC</sub> = 3.6 V, One input at 3 V, Other	er inputs at V <sub>CC</sub> or	GND		300	μΑ
Ci	Control inputs	$V_1 = 3 \text{ V or } 0$			2.5		pF
C <sub>io(OFF)</sub>		$V_O = 3 \text{ V or } 0, \overline{OE} = V_{CC}$			7		pF
			V 0	I <sub>I</sub> = 32 mA	7	10	
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	$V_I = 0$	I <sub>I</sub> = 24 mA	7	10	
r <sub>on</sub> (3)		111 dt 100 = 2.0 1	$V_1 = 1.7 V,$	$I_I = 15 \text{ mA}$	15	25	Ω
on 's'			$V_1 = 0$	$I_I = 32 \text{ mA}$	5	7	77
		V <sub>CC</sub> = 3 V	$V_1 = 0$	I <sub>I</sub> = 24 mA	5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA	10	15	

# 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A		0.15		0.25	ns
t <sub>en</sub>	ŌĒ	A or B	0.5	8	0.5	7.5	ns
t <sub>dis</sub>	Œ	A or B	0.5	8	0.5	7.5	ns


(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).

All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

Measured by the voltage drop between A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.





#### 7 Parameter Measurement Information




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


V <sub>CC</sub>	CL	R <sub>L</sub>	<b>V</b> D
2.5 V ±0.2 V	30 pF	500 W	0.15 V
3.3 V ±0.3 V	50 pF	500 W	0.3 V





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




# 8 Detailed Description

#### 8.1 Overview

The SN74CBTLV1G125 device is a 1-channel 1:1 high-speed FET switch. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. The  $(\overline{OE})$  pin is an active low logic control pin that controls the data flow. The FET is disabled when the output-enable  $(\overline{OE})$  input is high. This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram



# 8.3 Feature Description

The SN74CBTLV1G125 features 5- $\Omega$  switch connection between ports, allowing for low signal loss across the switch. Rail-to-rail switching on data I/O allows for full voltage swing outputs. I<sub>off</sub> supports partial-power-down mode operation, protecting the chip from voltages at output ports when it is not powered on.

## 8.4 Device Functional Modes

Table 1 shows the functional modes of SN74CBTLV1G125.

**Table 1. Function Table** 

INPUT OE	FUNCTION				
L	A port = B port				
Н	Disconnect				



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74CBTLV1G125 can be used to switch a signal path. The switch is bidirectional, so the A and B pins can be used as either inputs or outputs. This switch is typically used when there is one signal path that needs to be isolated at certain times.

## 9.2 Typical Application




Figure 2. Typical Application

#### 9.2.1 Design Requirements

The SN74CBTLV1G125 device can be properly operated without any external components. TI recommends pulling up the digital control pin (OE) to VCC or pulling down to GND to avoid undesired switch positions that could result from the floating pin. A floating digital pin could cause excess current consumption refer to Implications of Slow or Floating CMOS Inputs.

#### 9.2.2 Detailed Design Procedure

When  $\overline{OE}$  is high, the active bus. This means that there is a low impedance path between the A and B pins. The 0.1- $\mu$ F capacitor on VCC is a decoupling capacitor and should be placed as close as possible to the device.

Submit Documentation Feedback



# 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the Recommended Operating Conditions table. Each VCC terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If multiple pins are labeled VCC, then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each VCC because the VCC pins are tied together internally. For devices with dual supply pins operating at different voltages, for example VCC and VDD, a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

# 11 Layout

## 11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight, and therefore; some traces must turn corners. Figure 3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

#### 11.2 Layout Example




Figure 3. Example Layout



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74CBTLV1G125DBVRQ1	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VCTO
74CBTLV1G125DBVRQ1.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VCTO
74CBTLV1G125DBVRQ1.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VCTO

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74CBTLV1G125-Q1:

Catalog: SN74CBTLV1G125

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025


NOTE: Qualified Version Definitions:

 $_{\bullet}$  Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74CBTLV1G125DBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Jan-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74CBTLV1G125DBVRQ1	SOT-23	DBV	5	3000	200.0	183.0	25.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated